A Multi-Layer Channel Router Using Simulated Annealing (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
We present a new multi-layer over-the-cell channel router for standard cell layout design using simulated annealing. This new approach, STANZA-M consists of two key features. The first key feature of our router is a new scheme for simulated annealing in which we use a cost function to evaluate both the total net-length and the channel heights, and an effective simulated annealing process by a limited range to obtain an optimal channel wiring in practical time. The second feature of our router is a basic layer assignment procedure in which we assign all horizontal wiring inside a channel to feasible layers by considering the height of channel including cell region with a one dimensional channel compaction process. We implemented our three-layer channel router in C language on a Solbourne Series 5 Work Station (22 MIPS). Experimental results for benchmarks such as Deutsch's Difficult Example and MCNC's PRIMARY1 channel routing problems indicate that STANZA-M can achieve superior results compared to the conventional routers, and the process times are very fast despite the use of simulated annealing.
- 社団法人電子情報通信学会の論文
- 1994-12-25
著者
-
Akino Toshiro
Semiconductor Research Center Matsushita Electric Industrial Co. Ltd.
-
Sawada Yoshiaki
Semiconductor Research Center Matsushita Electric Industrial Co. Ltd.
-
Toyonaga Masahiko
Semiconductor Research Center, Matsushita Electric Industrial Co., Ltd.
-
Iwasaki Chie
Semiconductor Research Center, Matsushita Electric Industrial Co., Ltd.
-
Iwasaki Chie
Semiconductor Research Center Matsushita Electric Industrial Co. Ltd.
-
Toyonaga Masahiko
Semiconductor Research Center Matsushita Electric Industrial Co. Ltd.
関連論文
- A New Approach of Fractal-Analysis Based Module Clustering for VLSI Placement (Special Section on VLSI Design and CAD Algorithms)
- A Multi-Layer Channel Router Using Simulated Annealing (Special Section on VLSI Design and CAD Algorithms)
- A Practical Clock Tree Synthesis for Semi-Synchronous Circuits(Special Section on VLSI Design and CAD Algorithms)