A Phase Frequency Detector Constructed with Dynamic CMOS Gates for Low Power PLL

スポンサーリンク

概要

著者

関連論文

Wired CDMA Interface with Adaptivity for Interconnect Capacitances(Nonlinear Theory and its Applications)
High Speed and Noise Tolerant Parallel Bus Interface for VLSI Systems Using Multi Bit Code Division Multiple Access(New System Paradigms for Integrated Electronics)
Boron Emission Rate from Si/SiO_2 Interface Traps to Bulk Silicon for Dose Loss Modeling
Dependence of Gate Leakage Current on Location of Soft Breakdown Spot in Metal-Oxide-Semiconductor Field-Effect Transistor
Effect of Oxide Breakdown on Complementary Metal Oxide Semiconductor Circuit Operation and Reliability
A Low Power 622MHz CMOS Phase-Locked Loop with Source Coupled VCO and Dynamic PFD (Special Section of Papers Selected from ITC-CSCC'96)
A Phase Frequency Detector Constructed with Dynamic CMOS Gates for Low Power PLL
A Low Power Analog Matched-Filter with Smart Sliding Correlation
Phase Detectors/Phase Frequency Detectors for High Performance PLLs
Computer Simulation of Jitter Characteristics of PLL for Arbitrary Data and Jitter Patterns (Special Section of Papers Selected from JTC-CSCC'93)
A-5-3 Speed-Power-Resolution Tradeoff in Analog Correlator Circuit
A Design of First-Order Delay-Line DPLL in 1.2μm CMOS Technology
RTD/HEMT Logic Circuits and Their Functional Circuits Application
Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications (Special Issue on Technology Challenges for Single Electron Devices)

もっと見る

スポンサーリンク