Proposal of a Partial-Ground-Plane (PGP) Silicon-on-Insulator (SOI) MOSFET for Deep sub-0.1-μm Channel Regime

スポンサーリンク

概要

著者

関連論文

A 1GHz/0.9mW CMOS/SIMOX Divide-by 128/129 Dual-Modulus Prescaler Using a Divide-by 2/3 Synchronous Counter
An Experimental Full-CMOS Multigigahertz PLL LSI Using 0.4μm Gate Ultrathin-Film SIMOX Technology (Special Issue on Sub-Half Micron Si Device and Process Technologies)
Single-Mode Silicon Optical Switch with T-Shaped SiO_2 Optical Waveguide as a Control Gate
Study on Silicon Optical Switch with T-Shape SiO_2 Waveguide as an Optical Control Gate
Quantum Mechanical Influence on Flat-Band Capacitance for Metal-Oxide-Semiconductor Structures with Nanometer-Thick Silicon Oxide Film and the Impact of Oxide Charge Evaluation
Quantum mechanical effect in temperature dependence of threshold voltage of extremely thin SOI MOSFETs
Quantization Effect in Temperature Dependence of Threshold Voltage of Extremely-Thin SOI MOSFETs
Physics-based model of quantum-mechanical wave function penetration into thin dielectric films for evaluating modern MOS capacitors
Effect of Silicon Addtion on Electrical Properties of SrBi2Ta2O9 Thin Films
Effect of Silicon Addition on Electrical Properties of SrBi_2Ta_2O_9 Thin Films
A Partial-Ground-Plane (PGP) Silicon-on-Insulator (SOI) Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) for Deep Sub-0.1μm Channel Regime
Proposal of a Partial-Ground-Plane (PGP) Silicon-on-Insulator (SOI) MOSFET for Deep sub-0.1-μm Channel Regime
Proposal of a Partial-Ground-Plane(PGP) Silicon-on-Insulator(SOI) MOSFET for Deep Sub-100-nm Channel Regime
Physical and Mathematical Basis for the Crucial Technical Shortcoming of the Split C-V Technique in Thin-SOI MOSFET's

もっと見る

スポンサーリンク