Improvement of Read Disturb, Program Disturb and Data Retention by Memory Cell V_<TH> Optimization of Ferroelectric (Fe)-NAND Flash Memories for Highly Reliable and Low Power Enterprise Solid-State Drives (SSDs)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents an improvement of the memory cell reliability by the memory cell VTH optimization of the ferroelectric (Fe)-NAND flash memory. The effects of the memory cell VTH on the reliability of the Fe-NAND flash memory are experimentally analyzed for the first time. The reliability is evaluated by the measured VTH shift due to the read disturb, program disturb and data retention. Three types of Fe-NAND flash memory cells, a positive, zero and negative VTH memory cell, are defined on the basis of the memory cell VTH. The middle of VTH of programmed and erased states is 1V, 0V and -0.3V in a positive, zero and negative VTH memory cell, respectively. The VTH shift of the positive, zero and negative VTH memory cells show similar characteristics in the program/erase and the VPASS and VPGM disturbs because the external electric field is so high that the internal depolarization field does not affect the VTH shift. On the other hand, in the data retention, the VTH shift of the three types of VTH memory cells show different characteristics. The reliability of the Fe-NAND flash memory is best optimized in the zeroVTH memory cell. In the proposed zero VTH Fe-NAND flash memory cell scheme, the measured VTH shift due to the read disturb, program disturb and data retention decreases by 32%, 24% and 10%, respectively, compared with conventional positive VTH Fe-NAND flash memory cell scheme. Contrarily, in the negative VTH memory cell, the VTH shift during the data retention is 0.49V and unacceptably large because of the depolarization field. The conventional positive VTH memory cell suffers from a sever read and program disturb. The measured results are drastically different from those of the conventional floating-gate NAND flash memory cell where the negative VTH memory cell is most suitable in terms of the reliability.
- 2011-04-01
著者
-
TAKEUCHI Ken
The University of Tokyo
-
Takahashi Mitsue
National Institute Of Advanced Industrial Science And Technology
-
SAKAI Shigeki
National Institute of Advanced Industrial Science and Technology
-
Sakai Shigeki
National Inst. Of Advanced Industrial Sci. And Technol.
-
HATANAKA Teruyoshi
The University of Tokyo
-
Takeuchi Ken
The Univ. Of Tokyo
-
Takahashi Mitsue
National Inst. Of Advanced Industrial Sci. And Technol.
関連論文
- Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
- Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories
- Pt/SrBi_2Ta_2O_9/Hf-Al-O/Si Field-Effect-Transistor with Long Retention Using Unsaturated Ferroelectric Polarization Switching
- Fabrication and Electrical Characteristics of a Trench-Type Metal-Ferroelectric-Metal-Insulator-Semiconductor Field Effect Transistor
- Growth of High-Quality Single-Phase Bi_2Sr_2CaCu_2O_x Whiskers by a New Growth-Melt-Regrowth Method
- Growth of Single Phase Bi_2Sr_2CaCu_2O_x Whiskers Using Optimized Starting Compositions for Glassy Precursors
- A Negative Word-Line Voltage Negatively-Incremental Erase Pulse Scheme with $\Delta V_{\text{TH}} = 1/6\Delta V_{\text{ERASE}}$ for Enterprise Solid-State Drive Application Ferroelectric-NAND Flash Memories
- Self-Aligned-Gate Metal/Ferroelectric/Insulator/Semiconductor Field-Effect Transistors with Long Memory Retention
- Improvement of Read Disturb, Program Disturb and Data Retention by Memory Cell V_ Optimization of Ferroelectric (Fe)-NAND Flash Memories for Highly Reliable and Low Power Enterprise Solid-State Drives (SSDs)
- A 0.5-V Six-Transistor Static Random Access Memory with Ferroelectric-Gate Field Effect Transistors
- 64kbit Ferroelectric-Gate-Transistor-Integrated NAND Flash Memory with 7.5V Program and Long Data Retention (Special Issue : Solid State Devices and Materials (2))
- Analysis of Operation Margin and Read Speed in 6T- and 8T-SRAM with Local Electron Injected Asymmetric Pass Gate Transistor
- Initialize and Weak-Program Erasing Scheme for High-Performance and High-Reliability Ferroelectric NAND Flash Solid-State Drive
- Pt/SrBi2Ta2O9/Hf-Al-O/Si Field-Effect-Transistor with Long Retention Using Unsaturated Ferroelectric Polarization Switching
- Growth of Single Phase Bi2Sr2CaCu2Ox Whiskers Using Optimized Starting Compositions for Glassy Precursors
- FeCMOS logic inverter circuits with nonvolatile-memory function
- Growth of High-Quality Single-Phase Bi2Sr2CaCu2Ox Whiskers by a New Growth–Melt–Regrowth Method