Study of Stress from Discontinuous SiN Liner for Fully-Silicided Gate Process

スポンサーリンク

概要

論文の詳細を見る
2007-09-19

著者

関連論文

Local Bonding Structure of High-Stress Silicon Nitride Film modified by UV Curing for Strained-Silicon Technology beyond 45nm Node SoC Devices
Study of Stress from Discontinuous SiN Liner for Fully-Silicided Gate Process
Low temperature divided CVD technique for TiN metal gate electrodes of p-MISFETs
Low-Temperature Silicon Oxide Offset Spacer Using Plasma-Enhanced Atomic Layer Deposition for High-$k$/Metal Gate Transistor
High Soft-Error Tolerance Body-Tied Silicon-on-Insulator Technology with Partial Trench Isolation
Diffusion Control Techniques for TiN Stacked Metal Gate Electrodes for p-Type Metal Insulator Semiconductor Field Effect Transistors
Layout-Independent Transistor with Stress-Controlled and Highly Manufacturable Shallow Trench Isolation Process
Effect of NH3-Free Silicon Nitride for Protection Layer of Magnetic Tunnel Junction on Magnetic Properties of Magnetoresistive Random Access Memory
Effect of N2 Gas Flow Ratio in Plasma-Enhanced Chemical Vapor Deposition with SiH4–NH3–N2–He Gas Mixture on Stress Relaxation of Silicon Nitride
Stress from Discontinuous SiN Liner for Fully Silicided Gate Process
Local Bonding Structure of High-Stress Silicon Nitride Film Modified by UV Curing for Strained Silicon Technology beyond 45 nm Node SoC Devices

もっと見る

スポンサーリンク