Novel Vacuum Encapsulation Applied for Improving Short-Channel Immunity on Poly-Si Thin Film Transistors
スポンサーリンク
概要
- 論文の詳細を見る
- 2007-09-19
著者
-
Tu Shih-wei
Institute Of Electronics National Chiao Tung University
-
CHIEN Feng-Tso
Department of Electronic Engineering, Feng Chia University
-
CHEN Hsia-Wei
Institute of Electronics Engineering, NCTU
-
CHENG Huang-Chung
Institute of Electronics Engineering, NCTU
-
Chien Feng-tso
Department Of Electronic Engineering Feng Chia University
-
Chen Hsia-wei
Institute Of Electronics National Chiao Tung University
-
Cheng Huang-chung
Institute Of Electronics National Chiao Tung University
-
Liao Ta-chuan
Institute Of Electronics National Chiao Tung University
-
WU Chun-Yu
Institute of Electronics, National Chiao Tung University
-
LIN Wei-Kai
Institute of Electronics, National Chiao Tung University
-
LIU Jame-Chin
Institute of Electronics, National Chiao Tung University
-
LIN Chan-Ching
Institute of Electronics, National Chiao Tung University
-
Wu Chun-yu
Institute Of Electronics National Chiao Tung University
-
Lin Wei-kai
Institute Of Electronics National Chiao Tung University
-
Liu Jame-chin
Institute Of Electronics National Chiao Tung University
-
Lin Chan-ching
Institute Of Electronics National Chiao Tung University
関連論文
- High Performance Power MOSFETs by Wing-Cell Structure Design(Si Devices and Processes,Fundamental and Application of Advanced Semiconductor Devices)
- High Performance Power MOSFETs by Wing-cell Structure Design (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- High Performance Power MOSFETs by Wing-cell Structure Design (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- A Field-Emission Device with Novel Self-Focus Gate Structure
- The Analysis of the Floating Field Limiting Ring and Field Plate(Session6: Power Devices)
- The Analysis of the Floating Field Limiting Ring and Field Plate(Session6: Power Devices)
- Novel Vacuum Encapsulation Applied for Improving Short-Channel Immunity on Poly-Si Thin Film Transistors
- An Investigation of Bias Temperature Instability in Hydrogenated Low-Temperature Polycrystalline Silicon Thin Film Transistors
- High performance bottom-gated poly-Si thin film transistors employing novel extended metal-pad (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- High performance bottom-gated poly-Si thin film transistors employing novel extended metal-pad (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Low switching loss power MOSFET with dual gate structure (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Low switching loss power MOSFET with dual gate structure (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- A Novel Power MOSFET Structure with Shallow Junction Dual Well Design(Session 6B Power Devices,AWAD2006)
- A Novel Power MOSFET Structure with Shallow Junction Dual Well Design(Session 6B Power Devices,AWAD2006)
- An Analytical Model for Silicon-on-Insulator Reduced Surface Field Devices with Semi-Insulating Polycrystalline Silicon Shielding Layer
- Optical Properties of Heavily Mg-Doped p-GaN Films Prepared by Reactive Ion Etching
- High-Performance Solid-Phase Crystallized Polycrystalline Silicon Thin-Film Transistors with Floating-Channel Structure
- Study of Drain Alloy for Antimony Substrate Vertical High Voltage Power Metal Oxide Semiconductor Field Effect Transistors