Efficient Suppression of Substrate Noise Coupling in Complementary Metal-Oxide-Semiconductor Field-Effect-Transistor Technology
スポンサーリンク
概要
- 論文の詳細を見る
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2004-04-30
著者
-
YEH Wen-Kuan
Department of Electrical Engineering, National University of Kaohsiung
-
Chen Shuo-mao
Vlsi Technology Laboratory Institute Of Microelectronics Department Of Electrical Engineering Nation
関連論文
- Efficient Improvement on Device Performance for sub-90nm CMOSFETs
- An Efficient Mobility Enhancement Engineering on 65nm FUSI CMOSFETs using a Second CESL Process
- Systematic Analysis and Modeling of On-Chip Spiral Inductors for CMOS RFIC Application
- Mobility Modulation Technology Impact on Device Performance and Reliability for sub-90nm SOI CMOSFETs
- The Impact of Body-Potential on Hot-Carrier-Induced Device Degradation for 90nm Partially-Depleted SOI nMOSFETs
- Width Effect on Hot-Carrier-Induced Degradation for 90nm Partially Depleted SOI CMOSFETs
- Width Effect on Hot-Carrier-induced Degradation for 90nm Partially Depleted SOI CMOSFET
- The Impact of Pad Test-Fixture for De-embedding on Radio-Frequency MOSFETs
- Low-Frequency Noise in Partially Depleted SOI MOSFETs Operating from Linear Region to Saturation Region at Various Temperatures
- An Efficient Improvement for Barrier Effect of W-filled Contact
- An Efficient Improvement for Barrier Effect of W-Filled Contact
- Hot-Carrier-Induced Degradation on 0.1 μm Partially Depleted Silicon-On-Insulator Complementary Metal-Oxide-Semiconductor Field-Effect-Transistor
- New Observations on Hot-Carrier Degradation in 0.1 μm Silicon-on-Insulator n-Type Metal Oxide Semiconductor Field Effect Transistors : Semiconductors
- Efficient Suppression of Substrate Noise Coupling in Complementary Metal-Oxide-Semiconductor Field-Effect-Transistor Technology
- The Reliability Characteristics of Wafer-Level Chip-Scale Package under Various Current Stressing
- Embedded Process and Characterization Analysis of Discrete Capacitor in Organic-Base Substrate
- Impacts of Layout Dimensions and Ambient Temperatures on Silicon Based On-Chip RF Interconnects