Son Hyeonuk | Yonsei University

スポンサーリンク

概要

• SON Hyeonukの詳細を見る
• 同名の論文著者
• Yonsei Universityの論文著者

関連著者

• Son Hyeonuk

  Yonsei University

• Kang Sungho

  Dept. Of Electrical And Electronic Eng. Yonsei Univsersity

• KIM Youbean

  Yonsei University

• KIM Kicheol

  Department of Electrical and Electronic Engineering, Yonsei University

• Kim Incheol

  Department Of Electrical And Electronic Engineering Yonsei University

• Kim Kicheol

  Department Of Electrical And Electronic Engineering Yonsei University

• Kang Sungho

  Yonsei University

• Kang Sungho

  Dept. Of Electrical & Electronic Eng. Yonsei University

• KIM Youbean

  Dept. of Electrical and Electronic Eng., Yonsei University

• KIM Kicheol

  Dept. of Electrical and Electronic Eng., Yonsei University

• KIM Incheol

  Dept. of Electrical and Electronic Eng., Yonsei University

• SON Hyeonuk

  Dept. of Electrical and Electronic Eng., Yonsei University

• Kang Sungho

  Department of Electrical & Electronic Engineering, Yonsei University

• JANG Jaewon

  Yonsei University

• SON Hyunwook

  Yonsei University

• KIM Youbean

  Department of Electrical and Electronic Engineering, Yonsei University

• KIM Incheol

  Department of Electrical and Electronic Engineering, Yonsei University

• SON Hyunwook

  Department of Electrical and Electronic Engineering, Yonsei University

• Ahn Jin-ho

  Hoseo University

• Kim Jeong-do

  Hoseo University

• KIM Incheol

  Yonsei University

• LEE Sang-Goog

  Catholic University

もっと見る 閉じる

著作論文

• Pattern Mapping Method for Low Power BIST Based on Transition Freezing Method
• A Low-Cost BIST Based on Histogram Testing for Analog to Digital Converters
• A New Scan Power Reduction Scheme Using Transition Freezing for Pseudo-Random Logic BIST
• A New Analog-to-Digital Converter BIST Considering a Transient Zone(Integrated Electroics)
• Noise-Tolerant DAC BIST Scheme Using Integral Calculus Approach

スポンサーリンク