Impact of NF3-Added Interlayer Dielectric High Density Plasma Process on Hump Effect in Submicron n-type Metal Oxide Silicon Field Effect Transistor
スポンサーリンク
概要
- 論文の詳細を見る
The impact of high-density plasma (HDP) film over a bit line on the hump effect of n-type metal oxide silicon field effect transistor (nMOSFET) has been intensively investigated. In this work, it was found that the hump effect of nMOSFET is mainly due to hydrogen-induced positive charges produced by hydrogen diffusion into Si/SiO2. An interlayer dielectric (ILD)-HDP process with a low concentration of hydrogen suppresses the nMOSFET hump effect effectively compared to that with a high concentration of hydrogen. Additionally, it is noted that a NF3-added HDP process enables removal of hydrogen from the system owing to the strong interaction of fluorine with hydrogen, contributing to the suppression of the nMOSFET hump effect significantly without degradation of the characteristics of the gate oxide.
- 2003-08-15
著者
-
Park Joo-seog
Memory R&d Division Hynix Semiconductor Inc.
-
Kim Il-gweon
Memory R&d Division Hynix Semiconductor Inc.
-
Kim Yeong-seuk
Department Of Semiconductor Engineering Cbnu
-
Park Joo-Seog
Memory R&D Division, Hynix Semiconductor Inc., Cheongju Chungbuk Korea
-
Kim Il-Gweon
Memory R&D Division, Hynix Semiconductor Inc., Cheongju Chungbuk Korea
-
Kim Yeong-Seuk
Department of Semiconductor Engineering, CBNU, Korea
関連論文
- Fabrication and Characterization of Ru Thin Films Prepared by Liquid Delivery Metal-Organic Chemical Vapor Deposition
- Effect of Poly Metal Gate Etch Post-Cleaning on the Tail Distribution of DRAM Data Retention Time
- Impact of Gate Etch Damage and Profile in High Density DRAM Cell
- Suppression of Anomalous Edge Channel Effect for 0.15μm DRAM Cell and Beyond
- Impact of Polymetal Gate Etch Post-Cleaning on Data Retention Time in Sub-micron DRAM Cells
- Low-Damage Gate Etching With High Degree of Anisotropy in High-Density DRAM Cell
- DRAM Reliability Degradation By Dynamic Operation Stress During Burn-In
- Impact of NF_3-Added Interlayer Dielectric High Density Plasma Process on Hump Effect in Submicron n-type Metal Oxide Silicon Field Effect Transistor
- DRAM Reliability Degradation By Dynamic Operation Stress During Burn-In
- Impact of NF3-Added Interlayer Dielectric High Density Plasma Process on Hump Effect in Submicron n-type Metal Oxide Silicon Field Effect Transistor
- Low Power Clock Gating for Shift Register
- Impact of Ti Deposition and Subsequent RTA Process on Contact Resistivity Characteristics of W-Bit Line in Sub-Micron Dynamic Random Access Memory
- Preparation and Characterization of RuOx Thin Films by Liquid Delivery Metalorganic Chemical Vapor Deposition