Impact of Ti Deposition and Subsequent RTA Process on Contact Resistivity Characteristics of W-Bit Line in Sub-Micron Dynamic Random Access Memory
スポンサーリンク
概要
- 論文の詳細を見る
We have intensively investigated the impact of Titanium (Ti) deposition condition along with optimal Ti thickness and subsequent rapid thermal annealing (RTA) process on each contact resistivity (Rc) characteristics of W-bit line in sub-micron dynamic random access memory (DRAM) technology. We found out that low pressure (LP) Ti deposition method with a subsequent RTA temperature above critical value is very efficient to improve the uniformity of Ti deposited thickness inside the contact hole as well as to remove the agglomeration in the contact area of periphery n+ and p+ active regions, resulting in the dramatic Rc reduction with a good uniformity across a wafer. In addition, the optimized condition of Ti deposition and RTA process suitable to 0.15 μm DRAM and beyond is proposed to reduce W-bit line Rc of cell and periphery areas simultaneously, while still keeping the good electrical properties for other significant parameters such as junction leakage and data retention time.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2003-11-15
著者
-
Park Joo-seog
Memory R&d Division Hynix Semiconductor Inc.
-
Kim Il-gweon
Memory R&d Division Hynix Semiconductor Inc.
-
Kim Nam-sung
Process Integration Department Systems On Silicon Manufacturing Co. Pte. Ltd.
-
Kim Nam-Sung
Process Integration Department, Systems on Silicon Manufacturing Co. Pte. Ltd., 70 Pasir Ris Drive 1, 519527, Singapore
-
Kim Il-Gweon
Memory R&D Division, Hynix Semiconductor Inc., 1 Hyangjeong-dong, Heungduk-gu, Cheongju, Chungbuk 361-725, Korea
-
Kwon Tae-Seok
Memory R&D Division, Hynix Semiconductor Inc., 1 Hyangjeong-dong, Heungduk-gu, Cheongju, Chungbuk 361-725, Korea
-
Kwon Tae-Seok
Memory R&D Division, Hynix Semiconductor Inc., 1 Hyangjeong-dong, Heungduk-gu, Cheongju, Chungbuk 361-725, Korea
関連論文
- Effect of Poly Metal Gate Etch Post-Cleaning on the Tail Distribution of DRAM Data Retention Time
- Impact of Gate Etch Damage and Profile in High Density DRAM Cell
- Suppression of Anomalous Edge Channel Effect for 0.15μm DRAM Cell and Beyond
- Impact of Polymetal Gate Etch Post-Cleaning on Data Retention Time in Sub-micron DRAM Cells
- Low-Damage Gate Etching With High Degree of Anisotropy in High-Density DRAM Cell
- DRAM Reliability Degradation By Dynamic Operation Stress During Burn-In
- Impact of NF_3-Added Interlayer Dielectric High Density Plasma Process on Hump Effect in Submicron n-type Metal Oxide Silicon Field Effect Transistor
- DRAM Reliability Degradation By Dynamic Operation Stress During Burn-In
- Impact of NF3-Added Interlayer Dielectric High Density Plasma Process on Hump Effect in Submicron n-type Metal Oxide Silicon Field Effect Transistor
- Impact of Ti Deposition and Subsequent RTA Process on Contact Resistivity Characteristics of W-Bit Line in Sub-Micron Dynamic Random Access Memory