Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories
スポンサーリンク
概要
- 論文の詳細を見る
We propose a fault diagnosis and reconfiguration method based on the Pair and Swap scheme to improve the reliability and the MTTF (Mean Time To Failure) of network-on-chip based multiple processor systems where each processor core has its private memory. In the proposed scheme, two identical copies of a given task are executed on a pair of processor cores and the results are compared repeatedly in order to detect processor faults. If a fault is detected by mismatches, the fault is identified and isolated using a TMR (Triple Module Redundancy) and the system is reconfigured by the redundant processor cores. We propose that each task is quadruplicated and statically assigned to private memories so that each memory has only two different tasks. We evaluate the reliability of the proposed quadruplicated task allocation scheme in the viewpoint of MTTF. As a result, the MTTF of the proposed scheme is over 4.3 times longer than that of the duplicated task allocation scheme.
著者
関連論文
- Hazard Checking of Asynchronous Circuits : A New Approach(高信頼アルゴリズム,ディペンダブルコンピュータシステムとセキュリティ技術及び一般)
- Hazard Checking of Asynchronous Circuits: A New Approach(高信頼アルゴリズム,ディペンダブルコンピュータシステムとセキュリティ技術及び一般)
- Modular Synthesis of Timed Circuits Using Partial Order Reduction
- A Conservative Framework for Safety-Failure Checking
- Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times(System Level Design,VLSI Design and CAD Algorithms)
- A Case Study on Dependable Network-on-Chip Platform for Automotive Applications
- A Case Study on Dependable Network-on-Chip Platform for Automotive Applications
- Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits(Dependable Computing)
- Asynchronous Pipeline Controller Based on Early Acknowledgement Protocol
- Comparison of standard cell based non-linear asynchronous pipelines (ディペンダブルコンピューティング)
- Comparison of standard cell based non-linear asynchronous pipelines (システムLSI設計技術・デザインガイア2007--VLSI設計の新しい大地を考える研究会)
- Framework of Timed Trace Theoretic Verification Revisited(Special Issue on Test and Verification of VLSI)
- Comparison of standard cell based non-linear asynchronous pipelines (VLSI設計技術)
- An Online Routing Mechanism with Higher Fault-Tolerance for Network-on-Chip
- Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories
- A Behavioral Synthesis System for Asynchronous Circuits with Bundled-data Implementation