Comparison of standard cell based non-linear asynchronous pipelines (VLSI設計技術)
スポンサーリンク
概要
- 論文の詳細を見る
Two types of non-linear asynchronous pipeline constructs, namely Conditional Branch and Asynchronous were compared for 2-phase, 4-phase and Early Acknowledgement handshake protocols. On the course, we have developed linear and non-linear controllers for Early Acknowledgement protocol and the Asynchronous Join controller for 2-phase protocol. All the different types of controllers were implemented in standard cells enabling their use in FPGA based designs. The overheads of performing the complex operations of Conditional Branch and Asynchronous Join, were estimated in comparison to the simple linear controller of the corresponding protocol. The results show that the 2-phase protocol performs better than the other two even in non-linear pipelines. The interesting result that we obtained was that the controllers for Early Acknowledgement protocol have shown the performance of 2-phase controllers when pipelines have processing elements in-between stages which allows the overhead of the controller to be hidden in the matched delay between stages.
- 社団法人電子情報通信学会の論文
- 2007-11-13
著者
-
Yoneda Tomohiro
National Inst. Of Informatics Tokyo Jpn
-
MANNAKKARA Chammika
National Institute of Informatics
関連論文
- Hazard Checking of Asynchronous Circuits : A New Approach(高信頼アルゴリズム,ディペンダブルコンピュータシステムとセキュリティ技術及び一般)
- Hazard Checking of Asynchronous Circuits: A New Approach(高信頼アルゴリズム,ディペンダブルコンピュータシステムとセキュリティ技術及び一般)
- Modular Synthesis of Timed Circuits Using Partial Order Reduction
- A Conservative Framework for Safety-Failure Checking
- Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times(System Level Design,VLSI Design and CAD Algorithms)
- A Case Study on Dependable Network-on-Chip Platform for Automotive Applications
- A Case Study on Dependable Network-on-Chip Platform for Automotive Applications
- Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits(Dependable Computing)
- Asynchronous Pipeline Controller Based on Early Acknowledgement Protocol
- Comparison of standard cell based non-linear asynchronous pipelines (ディペンダブルコンピューティング)
- Comparison of standard cell based non-linear asynchronous pipelines (システムLSI設計技術・デザインガイア2007--VLSI設計の新しい大地を考える研究会)
- Framework of Timed Trace Theoretic Verification Revisited(Special Issue on Test and Verification of VLSI)
- Comparison of standard cell based non-linear asynchronous pipelines (VLSI設計技術)
- An Online Routing Mechanism with Higher Fault-Tolerance for Network-on-Chip
- Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories
- A Behavioral Synthesis System for Asynchronous Circuits with Bundled-data Implementation