A 9-bit 100-MS/s 1.46-mW Tri-Level SAR ADC in 65nm CMOS
スポンサーリンク
概要
- 論文の詳細を見る
A 9-bit 100-MS/s successive approximation register (SAR) ADC with low power and small area has been implemented in 65-nm CMOS technology. A tri-level charge redistribution technique is proposed to reduce DAC switching energy and settling time. By connecting bottom plates of differential capacitor arrays for charge sharing, extra reference voltage is avoided. Two reference voltages charging and discharging the capacitors are chosen to be supply voltage and ground in order to save energy and achieve a rail-to-rail input range. Split capacitor arrays with mismatch calibration are implemented for small area and small input capacitance without linearity degradation. The ADC achieves a peak SNDR of 53.1dB and consumes 1.46mW from a 1.2-V supply, resulting in a figure of merit (FOM) of 39fJ/conversion-step. The total active area is 0.012mm2 and the input capacitance is 180fF.
著者
-
KURODA Tadahiro
Keio University, Dept. of Electronics and Electrical Engineering
-
CHEN Yanfei
Keio University
-
TSUKAMOTO Sanroku
Fujitsu Laboratory Ltd.
関連論文
- Human activity recognition from environmental background sounds for wireless sensor networks (特集 知識情報化社会を支えるシステム技術)
- Human activity recognition from environmental background sounds for wireless sensor networks (特集 知識情報化社会を支えるシステム技術)
- Digital Rosetta Stone : A Sealed Permanent Memory with Inductive-Coupling Power and Data Link
- A 9-bit 100-MS/s 1.46-mW Tri-Level SAR ADC in 65nm CMOS
- Measurement of Inductive Coupling in Wireless Superconnect
- Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC
- 18-GHz Clock Distribution Using a Coupled VCO Array(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power Link
- Constant Magnetic Field Scaling in Inductive-Coupling Data Link
- Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- Constant Magnetic Field Scaling in Inductive-Coupling Data Link
- 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique
- A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology (Interface and Interconnect Techniques, VLSI Design Technology in the Sub-100nm Era)
- System LSI : Challenges and Opportunities (System LSIs and Microprocessors, VLSI Design Technology in the Sub-100nm Era)
- A 4-Gbps Quasi-Millimeter-Wave Transmitter in 65nm CMOS and a Fast Carrier and Symbol Timing Recovery Scheme
- Special Section on Low-Power, High-Speed LSIs and Related Technologies
- A 9-bit 100-MS/s 1.46-mW Tri-Level SAR ADC in 65nm CMOS
- A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology
- A 9-bit 100MS/s SAR ADC with Digitally Assisted Background Calibration