Degradation Modes of InGaAs p-n Diodes Operated at Forward Biases
スポンサーリンク
概要
- 論文の詳細を見る
Degradation modes under level-shift circuit operations of InP-based lattice-matched InGaAs p-n diodes for InP-based ICs are studied. We conducted life tests under forward-biased conditions, reverse-biased conditions, and elevated temperature conditions to examine changes in electrical characteristics unique to the stresses in level-shift circuit application. The operating current of the diodes deceases with forward-bias aging, which is a serious mode for practical diodes used in level-shift circuits. This operating current decrease becomes remarkable with the current increase that is observed in the low-voltage forward-bias region of the current-voltage (I-V) characteristics. This current increase at low voltage suddenly appears after a considerable aging time. The I-V characteristics were monitored during the tests, and the changes were analyzed in detail to elucidate the mutual interaction among the modes found in the tests. The degradation modes are discussed in relation to reported failure modes for heterostructure devices having p-n junctions.
- 社団法人応用物理学会の論文
- 1998-10-15
著者
-
ENOKI Takatomo
NTT System Electronics Laboratories
-
WADA Yoshinori
NTT System Electronics Laboratories
関連論文
- Exclusive OR/NOR IC for 40-Gbit/s Clock Recovery Circuit (Special Issue on Ultra-High-Speed IC and LSI Technology)
- Ultrahigh-Speed IC Technologies Using InP-Based HEMTs for Future Optical Communication Systems (Special Issue on Ultra-High-Speed IC and LSI Technology)
- Ultrahigh-Speed Integrated Circuits Using InP-Based HEMTs
- 49-GHz Operation of an SCFL Static Frequency Divider Using High-Speed Interconnections and InP-Based HEMTs (Special Issue on Microwave and Millimeter Wave Technology)
- Highly Stable Device Characteristics of InP-Based Enhancement-Mode High Electron Mobility Transistors with Two-Step-Recessed Gates
- 30-nm-Gate InP-Based Lattice-Matched High Electron Mobility Transistors with 350 GHz Cutoff Frequency
- Improvement Recessed-Gate Structure for Sub-0.1-μm-Gate InP-Based High Electron Mobility Transistors
- Novel Gate-Recess Process for the Reduction of Parasitic Phenomena Due to Side-Etching in InAlAs/InGaAs HEMTs
- High-Resolution Scanning Electron Microscopy Observation of Electrochemical Etching in the Formation of Gate Grooves for InP-Based Modulation-Doped Field-Effect Transistors
- Electroluminescence from am Inlays-Based High Electron Mobility Transistor Designed for High-Speed Operation
- Degradation Modes of InGaAs p-n Diodes Operated at Forward Biases