Effects of Self-Aligned Field Induced Drain with Double Spacer on the Characteristics of Pol-Si TFT(AWAD2003 : Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices)
スポンサーリンク
概要
- 論文の詳細を見る
The electric characteristics of Field Induced Drain (FID) poly-Si thin film transistors (poly-Si TFT's) with an independently biased self-aligned sub gate using a double space process are investigated. The FID poly-Si TFT reduced the off-state leakage and enlarged the on/off current ratio compared with conventional and LDD(Lightly Doped Drain) TFTs. The self-aligned double spacer process removed the sub gate misalignment error and the length of the sub gate can be easily controlled by poly-Si thickness and hard mask. As the effective sub gate length is increased, the drive current is decreased. However, the optimum sub gate length and voltage are investigated with the on/off state currents and the hot carrier degradation effects.
- 社団法人電子情報通信学会の論文
- 2003-06-23
著者
-
Ahn Jeong-ah
Electrical And Computer Engineering Division Pohang University Of Science And Technology
-
Kim Ohyun
Electrical And Computer Engineering Division Pohang University Of Science And Technology
関連論文
- Recoverable Residual Image Induced by Hysteresis of Thin Film Transistors in Active Matrix Organic Light Emitting Diode Displays
- Effects of Self-Aligned Field Induced Drain with Double Spacer on the Characteristics of Pol-Si TFT (AWAD2003 (Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices))
- Influence of Field-Induced Drain on the Characteristics of Poly-Si Thin-Film Transistor using a Self-Aligned Double Spacer Process
- Effects of Self-Aligned Field Induced Drain with Double Spacer on the Characteristics of Pol-Si TFT(AWAD2003 : Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices)
- PH_3 Ion Shower Implantation and Rapid Thermal Anneal with Oxide Capping and Its Application to Source and Drain Formation of a Fully Depleted Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
- The Dopant Diffusion Characteristics of the PH_3 Ion Shower Implantation (ISI) and RTA with Oxide Capping for SOI(Session A1 Si Novel Device and Process)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 20
- The Dopant Diffusion Characteristics of the PH_3 Ion Shower Implantation (ISI) and RTA with Oxide Capping for SOI(Session A1 Si Novel Device and Process)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 20
- Recoverable Residual Image Induced by Hysteresis of Thin Film Transistors in Active Matrix Organic Light Emitting Diode Displays
- PH3 Ion Shower Implantation and Rapid Thermal Anneal with Oxide Capping and Its Application to Source and Drain Formation of a Fully Depleted Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
- Influence of Field-Induced Drain on the Characteristics of Poly-Si Thin-Film Transistor using a Self-Aligned Double Spacer Process