A Built-In Self-Test for ADC and DAC in a Single-Chip Speech CODEC (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
スポンサーリンク
概要
- 論文の詳細を見る
Built-in self-test (BIST) has been applied to test an analog to digital converter (ADC) and a digital to analog converter (DAC) embedded in a DSP-core ASIC. The eight performance characteristics of the ADC and the DAC designed in accordance with the ITU-T recommendations are measured using the BIST. Three of the eight characteristics - the attenuation/frequency distortion, the variation of gain with input level, and the signal-to-total distortion - have been evaluated and the measured results have shown good agreement with measured results by conventional tests. In the BIST operation, the DSP-core generates input stimulus and analyzes output response by control of the self-test program. The sizes of the self-test program and coefficient data are 822 words of the IROM and 384 words of the data ROM, respectively. This area overhead is less than 0.5% of total chip area. Test-time by the BIST is reduced to approximately 3.2 seconds, which is one-tenth that of conventional testing. The mixed-signal DSP-core ASIC is testable with only logic test equipment, and as a result, test-cost - that is test investment and test-time - is reduced compared with conventional test methods.
- 社団法人電子情報通信学会の論文
- 1997-02-25
著者
-
Matsuo Takahiro
Mitsubishi Electric Corporation
-
Ishikawa K
Mitsubishi Electric Corp. Itami‐shi Jpn
-
TERAOKA Eiichi
Mitsubishi Electric Corporation
-
KENGAKU Toru
Mitsubishi Electric Corporation
-
YASUI Ikuo
Mitsubishi Electric Corporation
-
ISHIKAWA Kazuyuki
Mitsubishi Electric Corporation
-
WAKADA Hideyuki
Mitsubishi Electric Corporation
-
SAKASHITA Narumi
Mitsubishi Electric Corporation
-
SHIMAZU Yukihiko
Mitsubishi Electric Corporation
-
TOKUDA Takeshi
Mitsubishi Electric Corporation
-
Tokuda T
Mitsubishi Electric Corp. Itami‐shi Jpn
-
Tokuda Takeshi
Lsi Laboratory Mitsubishi Electric Corporation
-
Wakada H
Mitsubishi Electric Corp. Itami‐shi Jpn
-
Ishikawa K
Renesas Technol. Corp. Hyogo Jpn
-
Sakashita N
Mitsubishi Electric Corp. Kanagawa Jpn
-
Shimazu Y
Mitsubishi Electric Corp. Itami‐shi Jpn
関連論文
- Simulation of Dopant Redistribution During Gate Oxidation Including Transient-Enhanced Diffusion Caused by Implantation Damage
- Circuit-Level Electrothermal Simulation of Electrostatic Discharge in Integrated Circuits (Special lssue on SISPAD'99)
- 2-Dimensional Simulation of FN Current Suppression Including Phonon Assisted Tunneling Model in Silicon Dioxide
- 3-D Topography and Impurity Integrated Process Simulator (3-D MIPS) and Its Applications (Special Issue on TCAD for Semiconductor Industries)
- A Built-In Self-Test for ADC and DAC in a Single-Chip Speech CODEC (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- A 28 mW 16-bit Digital Signal Processor for the PDC Half-Rate CODEC (Special Issue on Low-Power LSI Technologies)
- A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture (Special Issue on Low-Power and High-Speed LSI Technologies)
- A 12bit Resolution 200 kFLIPS Fuzzy Inference Processor (Special Issue on New Architecture LSIs)
- EPMA Observation Between Dentin and Resin Interfaces : Part 1. Comparison of Wet and Dry Technique after Short-term Stored in Water
- A 2V 250 MHz VLIW Multimedia Processor(Special Issue on Multimedia, Network, and DRAM LSIs)