A 12bit Resolution 200 kFLIPS Fuzzy Inference Processor (Special Issue on New Architecture LSIs)
スポンサーリンク
概要
- 論文の詳細を見る
A fuzzy inference processor which performs fuzzy inference with 12-bit resolution input at 200 kFLIPS (Fuzzy Logical Inference Per Second) has been developed. To keep the cost performance, not parallel processing hardware but processor type hardware is employed. Dedicated membership function generators, rule instructions and modified add / divide algorithm are adopted to attain the performance. The membership function generators calculate a membership function value in less than a half clock cycle. Rule instructions calculate the grade of a rule by one instruction. Antecedent processing and consequent processing are pipelined by the modified add / divide algorithm. As a result, total inference time is significantly reduced. For example, in the case of typical inference (about 20 rules with 2 to 4 inputs and 1 output), the total inference needs approximately 100 clock cycles. Furthermore by adding a mechanism to calculate the variance and maximum grade of the final membership function, it is enabled to evaluate the inference reliability. The chip, fabricated by 1 μm CMOS technology, contains 86k transistors in a 7.5×6.7 mm die size. The chip operates at more than 20 MHz clock frequency at 5V.
- 社団法人電子情報通信学会の論文
- 1993-07-25
著者
-
Tokuda Takeshi
Lsi Laboratory Mitsubishi Electric Corporation
-
Nakamura Kazuo
LSI Laboratory, Mitsubishi Electric Corporation
-
Sakashita Narumi
LSI Laboratory, Mitsubishi Electric Corporation
-
Nitta Yasuhiko
LSI Laboratory, Mitsubishi Electric Corporation
-
Shimomura Kenichi
LSI Laboratory, Mitsubishi Electric Corporation
-
Sakashita Narumi
Lsi Laboratory Mitsubishi Electric Corporation
-
Shimomura Kenichi
Lsi Laboratory Mitsubishi Electric Corporation
-
Nitta Y
Mitsubishi Electric Corp. Amagasaki‐shi Jpn
-
Nakamura Kazuo
Lsi Laboratory Mitsubishi Electric Corporation
関連論文
- A Built-In Self-Test for ADC and DAC in a Single-Chip Speech CODEC (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- A 28 mW 16-bit Digital Signal Processor for the PDC Half-Rate CODEC (Special Issue on Low-Power LSI Technologies)
- A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture (Special Issue on Low-Power and High-Speed LSI Technologies)
- A 12bit Resolution 200 kFLIPS Fuzzy Inference Processor (Special Issue on New Architecture LSIs)