A Low Power Data Storage Circuit with an Intermittent Power Supply Scheme for Sub-1 V MT-CMOS LSIs (Special Issue on Low-Power and High-Speed LSI Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
An experimental latch circuit is fabricated by using a 0.35 μm MT-CMOS technology. This latch circuit has a volume smaller by 30%, a delay time shorter by 10%, and has an active power consumption smaller by 10%, over those of a conventional MT-CMOS circuit. Furthermore, at a operation frequency of 100 MHz, an SRAM employing this IPS scheme has a standby current which is 0.4% of SRAM's without using IPS scheme.
- 社団法人電子情報通信学会の論文
- 1997-12-25
著者
-
YAMAUCHI Hiroyuki
Faculty of Information Engineering, Fukuoka Institute of Technology
-
Iwata Toru
Corporate Semiconductor Development Division Matsushita Electric Industrial Co. Ltd.
-
Matsuzawa A
Matsushita Electric Industrial Co. Ltd. Osaka Jpn
-
Matsuzawa Akira
Advanced Lsi Technology Development Center Matsushita Electric Co. Ltd.
-
Yamauchi Hiroyuki
Faculty Of Information Engineering Dept. Of Computer Science And Engineering Fukuoka Institute Of Te
-
Yamauchi H
Faculty Of Information Engineering Fukuoka Institute Of Technology
-
AKAMATSU Hironori
Matsushita Electric Industrial Co., Ltd.
-
AKAMATSU Hironori
Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
-
YAMAUCHI Hiroyuki
Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
-
KOTANI Hisakazu
Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
-
MATSUZAWA Akira
Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
-
YAMAMOTO Hiro
Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
-
HIRATA Takashi
Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
-
Akamatsu Hironori
Corporate Semiconductor Development Division Matsushita Electric Industrial Co. Ltd.
-
Kotani Hisakazu
Corporate Semiconductor Development Division Matsushita Electric Industrial Co. Ltd.
-
Akamatsu Hironori
Semiconductor Research Center Sl24 Matsushita Electric Industrial Co. Ltd.
-
Hirata Takashi
Corporate Semiconductor Development Division Matsushita Electric Industrial Co. Ltd.
関連論文
- A PND (PMOS-NMOS-Depletion MOS) Type Single Poly Gate Non-Volatile Memory Cell Design with a Differential Cell Architecture in a Pure CMOS Logic Process for a System LSI(Semiconductor Materials and Devices)
- 0.3-1.5V Embedded SRAM Core with Write-Replica Circuit Using Asymmetrical Memory Cell and Source-Level-Adjusted Direct-Sense-Amplifier(Memory, Low-Power LSI and Low-Power IP)
- An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's(Special Issue on the 1994 VLSI Circuits Symposium)
- A Low Power Bus Architecture with Local and Global Charge-Recycling Bus Techniques for Battery-Operated Ultra-High Data Rate ULSI's
- High-Speed Circuit Techniques for Battery-Operated 16 Mbit CMOS DRAM (Special Section on High Speed and High Density Multi Functional LSI Memories)
- A Rewritable CMOS-FUSE for System-on-Chip with a Defferential Cell Architecture in a 0.13μm CMOS Logic Process(CMOS Fuse)(New Era of Nonvolatile Memories)
- An Analog Two-Dimensional Discrete Cosine Transform Processor for Focal-Plane Image Compression (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- A Bidirectional Multiple Charge Transfer Active Pixel Image Sensor for Low-Power Focal Plane Motion Vector Estimation
- On Sensor Motion Vector Estimation with Iterative Block Matching and Non-Destructive Image Sensing (Special Issue on Integrated Electronics and New System Paradigms)
- A 1R/1W SRAM Cell Design to Keep Cell Current and Area Saving against Simultaneous Read/Write Disturbed Accesses(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- A Differential Cell Terminal Biasing Scheme Enabling a Stable Write Operation against a Large Random Threshold Voltage (V_) Variation(Novel Device Architectures and System Integration Technologies)
- A Low Power Data Storage Circuit with an Intermittent Power Supply Scheme for Sub-1 V MT-CMOS LSIs (Special Issue on Low-Power and High-Speed LSI Technologies)