Boron Penetration and Hot-Carrier Effects in Surface-Channel PMOSFETs with p^+ Poly-Si Gates
スポンサーリンク
概要
- 論文の詳細を見る
Surface-channel PMOSFETs are suitable for use in the quarter micron CMOS devices. For surface-channel PMOSFETs with p^+ poly-Si gates, boron penetration and hot-carrier effects were investigated. When the annealing temperature is higher and the gate oxide is thinner, a larger threshold voltage shift was observed for p^+ poly-Si PMOSFETs, because of boron penetration. Furthermore, PMOSFETs with BF_2- implanted gates cause larger boron penetration than those with Boron-implanted gates. However, the PMOSFET lifetime, determined by hot-carrier reliability, does not depend on the degree of boron penetration. Instead, it depends on doping species, that is, BF_2 and Boron. PMOSFETs with BF_2-implanted gates have about 100 times longer lifetime than those with Boron-implanted gates. The main reason for the longer lifetime of BF_2-doped PMOSFETs is the incorporation of fluorine in the gate oxide of the PMOSFET with the BF_2-implanted gate, resulting in the smaller electron trapping in the gate oxide. The maximum allowed supply voltage, based on the hot-carrier reliability, is higher than |-4| V for sub-half micron PMOSFETs with BF_2- or Boron-implanted poly Si gates.
- 社団法人電子情報通信学会の論文
- 1995-03-25
著者
-
MOGAMI Tohru
Microelectronics Research Laboratories, NEC Corporation
-
Mogami T
Silicon Systems Research Laboratories Nec Corporation
-
Mogami T
Nec Corp. Sagamihara‐shi Jpn
-
Mogami Tohru
Microelectronics Research Laboratories Nec Corporation
-
Fukuma Masao
Microelectronics Res. Labs., NEC Corporation
-
Fukuma M
Matsue National Coll. Technol. Matsue‐shi Jpn
-
Fukuma Masao
Microelectronics Res. Labs. Nec Corporation
-
Johansson Lars
ULSI Device Development Laboratories, NEC Corporation
-
Sakai Isami
ULSI Device Development Laboratories, NEC Corporation
-
Sakai I
Nec Corp. Sagamihara‐shi Jpn
-
Johansson Lars
Ulsi Device Development Laboratories Nec Corporation
関連論文
- Simulated Device Design Optimization to Reduce the Floating Body Effect for Sub-Quarter Micron Fully Depleted SOI-MOSFETs (Special Issue on New Concept Device and Novel Architecture LSIs)
- Planarized Via-Hole Filling with Molybdenum by Bias Sputtering : Techniques, Instrumentations and Measurement
- 0.15μm CMOS Devices with Reduced Junction Capacitance
- ELFIN (ELevated Field INsulator) and SEP (S/D Elevated by Poly-Si Plugging) Process for Ultra-Thin SOI MOSFETs
- ELFIN (ELevated Field INsulator) and SEP (S/D Elevated by Poly-Si Plugging) Process for Ultra-Thin SOI MOSFETs
- Uniform Raised-Salicide Technology for High-Performance CMOS Devices(Special Issue on Advanced Sub-0.1μm CMOS Devices)
- Uniform Si-SEG and Ti/SEG-Si Thickness Ratio Control for Ti-Salicided Sub-Quarter-Micron CMOS Devices
- Boron Penetration and Hot-Carrier Effects in Surface-Channel PMOSFETs with p^+ Poly-Si Gates