The 3D-Packing by Meta Data Structure and Packing Heuristics(Special Section on Discrete Mathematics and Its Applications)
スポンサーリンク
概要
- 論文の詳細を見る
The three dimensional (3D) packing problem is to arrange given rectangular boxes in a rectangular box of the minimum volume without overlapping each other. As an approach, this paper introduces the system of three sequences of the box labels, the sequence-triple, to encode the topology of the 3D-packing. The topology is the system of relative relations in pairs of boxes such as right-of, above, front-of, etc. It will be proved that the sequence-triple represents the topology of the tractable 3D-packings which is a 3D-packing such that there is an order of the boxes along which all the boxes are extracted one by one in a certain fixed direction without disturbing other remaining boxes. The idea is extended to the system of five ordered sequences, the sequence-quintuple. A decoding rule is given by which any 3D-packing is represented. These coding systems are applied to design heuristic algorithms by simulated annealing which search the codes for better 3D-packings. Experimental results were very convincing its usefulness as automated packing algorithms.
- 社団法人電子情報通信学会の論文
- 2000-04-25
著者
-
Nakatake S
The Department Of Information And Media The University Of Kitakyushu
-
Kajitani Yoji
The Authors Are With The Faculty Of Engineering Tokyo Institute Of Technology
-
YAMAZAKI Hiroyuki
The author is with Optoelectronics and High Frequency Device Research Laboratories, NEC Corporation
-
Yamazaki H
The Authors Are With The Faculty Of Engineering Tokyo Institute Of Technology
-
SAKANUSHI Keishi
The authors are with the Faculty of Engineering, Tokyo Institute of Technology
-
NAKATAKE Shigetoshi
The author is with the Faculty of International Environmental Engineering Promotion and Development
-
Nakatake Shigetoshi
Department Of Information And Media Engineering The University Of Kitakyushu
関連論文
- Incremental Buffer Insertion and Module Resizing Algorithm Using Geometric Programming
- Spot-Size-Converter Integrated Laser Diode with Waveguide Width Abruptly Expanded Structure(Special Issue on Advanced Optical Devices for Next Generation Photonic Networks)
- Improved High-Temperature and High-Power Characteristics of 1.3-μm Spot-Size Converter Integrated All-Selective Metalorganic Vapor Phase Epitaxy Grown Planar Buried Heterostructure Laser Diodes by Newly Introduced Multiple-Stripe Recombination Layers
- Wide-Wavelength-Range Modulator-Integrated DFB Laser Diodes Fabricated on a Single Wafer(Special Issue on High-Capacity WDM/TDM Networks)
- The Oct-Touched Tile : A New Architecture for Shape-Based Routing( Analog Circuit Techniques and Related Topics)
- A Device-Level Placement with Schema Based Clusters in Analog IC Layouts(Analog Layout)(VLSI Design and CAD Algorithms)
- A Fast Algorithm for Crosspoint Assignment under Crosstalk Constraints with Shielding Effects(Physical Design)(VLSI Design and CAD Algorithms)
- Abstraction and Optimization of Consistent Floorplanning with Pillar Block Constraints(Floorplan)(VLSI Design and CAD Algorithms)
- The 3D-Packing by Meta Data Structure and Packing Heuristics(Special Section on Discrete Mathematics and Its Applications)
- A transistor-level symmetrical layout generation method for analog device (VLSI設計技術)