A Unified First Return Map Model for Various Types of Chaos Observed in the Thyristor
スポンサーリンク
概要
- 論文の詳細を見る
To express period-doubling, intermittency and period-adding chaos observed in the thyristor, we propose a simple model which describes a first return map based on experimental data. This model can express whole the aspects observed in the thyristor through changing a couple of parameters in the map function. Simulated bifurcation diagram reproduced experimental results well in its qualitative nature.
- 社団法人電子情報通信学会の論文
- 1995-05-25
著者
-
HOH Koichiro
Department of Electronic Engineering, Faculty of Engineering, The University of Tokyo
-
YASUDA Yoh
Division of Electrical and Computer Engineering, Faculty of Engineering, Yokohama National Universit
-
Yasuda Y
Division Of Electrical And Computer Engineering Yokohama National University
-
Hoh Koichiro
Department Of Electronic Engineering Faculty Of Engineering The University Of Tokyo
-
Hoh Koichiro
Department Of Electronic Engineering The University Of Tokyo
-
Yasuda Yoh
Division Of Electrical And Computer Engineering Yokohama National University
関連論文
- Electronic Chaos in Silicon Thyristor
- Estimation of Cotunneling in Single-Electron Logic and Its Suppression
- Cotunneling-Tolerant Single-Electron Logic
- 16-Qubit Quantum-Computing Emulation Based on High-Speed Hardware Architecture
- Accuracy Improvement of the Pipelined AD Converter by the Adjustment Using Its Chaotic Output
- Integrated Random-Signal Source Utilizing CMOS Chaos Multivibrator
- A Unified First Return Map Model for Various Types of Chaos Observed in the Thyristor
- 酸素ジェットによるシリコンの増速熱酸化〔英文〕 (電子材料技術の新展開)
- A Compactly Integrated Random-Signal Source Using Chaos Multivibrator
- Analysis of Chaos in Capacitance-npn-Transistor Pair and Its Application to Neuron Element
- Emulation of Quantum Computing by Parallel Finite Impulse Responses
- Estimation of Cotunneling in Single-Electron Logic and Its Suppression
- 16-Qubit Quantum-Computing Emulation Based on High-Speed Hardware Architecture