Design of Area- and Power-Efficient Pipeline FFT Processors for 8x8 MIMO-OFDM Systems

スポンサーリンク

概要

• 論文の詳細を見る
• 2012-02-01

著者

• Yoshizawa Shingo

  Graduate School Of Engineering Hokkaido University

• Miyanaga Yoshikazu

  Graduate School Of Engineering Hokkaido University

関連論文

• A-20-12 Data Frame Format for OFDM System with Variable FFT Point of Data
• Robust Speech Spectra Restoration against Unspecific Noise Conditions for Pitch Detection
• A-20-9 A Study of Phase and Distance Histogram Compensation for OFDM Blind Modulation Detection in Adaptive OFDM Communication
• Performance evaluation of quasi-cyclic LDPC codes for IEEE802.11n based MIMO-OFDM systems (スマートインフォメディアシステム)
• Tunable Wordlength Architecture for a Low Power Wireless OFDM Demodulator(VLSI Design Technology and CAD)
• VLSI Implementation of a Complete Pipeline MMSE Detector for a 4 × 4 MIMO-OFDM Receiver
• A Flexible Architecture for Digital Signal Processing(VLSI System)
• Noise-Robust Speech Analysis Using Running Spectrum Filtering(Speech and Hearing)
• Cepstral Amplitude Range Normalization for Noise Robust Speech Recognition(Speech and Hearing)
• Acoustic Analysis of Vocal Tract Using Auto-Mesh Generation of Finite Element Modeling(Digital Signal Processing)
• High-Speed Finite Element Computation in 3-D Acoustical Analysis of Vocal Tract
• VLSI Implementation of a Scalable Pipeline MMSE MIMO Detector for a 4 x 4 MIMO-OFDM Receiver
• W-04 NEXUS-the Next Generation e-Learning System-and FPGA Hardware Design Platform(International Session)
• Performance and Complexity of MIMO Detectors for Advanced Wireless Communications Systems
• Connectivity Modeling Analysis in Flight-Path Based Aviation Ad Hoc Networks
• New Error Resilience Technique Using Adaptive FMO and Intra Refresh for H.264 Video Transmission
• Design of Area- and Power-Efficient Pipeline FFT Processors for 8x8 MIMO-OFDM Systems
• Development and Outdoor Evaluation of an Experimental Platform in an 80-MHz Bandwidth 2×2 MIMO-OFDM System in 5.2-GHz Band
• A Noise-Robust Continuous Speech Recognition System Using Block-Based Dynamic Range Adjustment
• A Dynamically Reconfigurable FPGA-Based Pattern Matching Hardware for Subclasses of Regular Expressions
• A Dynamically Reconfigurable FPGA-Based Pattern Matching Hardware for Subclasses of Regular Expressions
• A Low Power Tone Recognition for Automatic Tonal Speech Recognizer
• Low-Power Dynamic MIMO Detection for a 4×4 MIMO-OFDM Receiver
• A VLSI Design of a Tomlinson-Harashima Precoder for MU-MIMO Systems Using Arrayed Pipelined Processing
• A Robust Speech Communication into Smart Info-Media System
• Efficiency Improvement in Dynamic Time Warping Algorithms for Isolated Word Recognition

もっと見る 閉じる

スポンサーリンク