How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes a modular exponentiation processing method and circuit architecture that can exhibit the maximum performance of FPGA resources. The modular exponentiation architecture proposed by us comprises three main techniques. The first one is to improve the Montgomery multiplication algorithm in order to maximize the performance of the multiplication unit in an FPGA. The second one is to balance and improve the circuit delay. The third one is to ensure scalability of the circuit. Our architecture can perform fast operations using small-scale resources; in particular, it can complete a 512-bit modular exponentiation as fast as in 0.26ms with the smallest Virtex-4 FPGA, XC4VF12-10SF363. In fact the number of SLICEs used is approx. 4200, which proves the compactness of our design. Moreover, the scalability of our design also allows 1024-, 1536-, and 2048-bit modular exponentiations to be processed in the same circuit.
- 2011-01-01
著者
-
Matsumoto Tsutomu
Graduate School Of Engineering Yokohama National University:graduate School Of Environment And Infor
-
Matsumoto Tsutomu
Graduate School Of Environmental And Information Sciences Yokohama National University
-
Suzuki Daisuke
Information Technology R&d Center Mitsubishi Electric Corporation
-
Suzuki Daisuke
Information Technology R & D Center Mitsubishi Electric Corporation
-
Suzuki Daisuke
Information Technol. R&d Center Mitsubishi Electric Corp.
-
MATSUMOTO Tsutomu
Graduate School of Environmental and Information Sciences, Yokohama National University
関連論文
- Unconditionally Secure Group Signatures
- Interaction Key Generation Schemes (Protocol) (Cryptography and Information Security)
- Unconditionally Secure Authenticated Encryption(Discrete Mathematics and Its Applications)
- A Distributed User Revocation Scheme for Ad-Hoc Networks(Advances in Ad Hoc Mobile Communications and Networking)
- How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
- A Design Methodology for a DPA-Resistant Circuit with RSL Techniques
- How to Decide Selection Functions for Power Analysis : From the Viewpoint of Hardware Architecture of Block Ciphers
- Leakage Analysis of DPA Countermeasures at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- Random Switching Logic : A New Countermeasure against DPA and Second-Order DPA at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- Collusion Secure Codes : Systematic Security Definitions and Their Relations(Discrete Mathematics and Its Applications)
- Clone Match Rate Evaluation for an Artifact-metric System (特集:新たな脅威に立ち向かうコンピュータセキュリティ技術)
- Detection-Resistant Steganography for Standard MIDI Files (Information Security)
- High-Speed Passphrase Search System for PGP
- An Evaluation Method of Time Stamping Schemes from Viewpoints of Integrity, Cost and Availability(Special Section on Cryptography and Information Security)
- Security Evaluations of MRSL and DRSL Considering Signal Delays
- An Artifact-metric System Which Utilizes Inherent Texture (特集 21世紀のコンピュータセキュリティ技術)
- Random-Error-Resilient Tracing Algorithm for a Collusion-Secure Fingerprinting Code (特集 電子社会に向けたコンピュータセキュリティ技術)
- A Flexible Tree-Based Key Management Framework(Special Section on Cryptography and Information Security)
- An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style
- Information-Flow-Based Access Control for Web Browsers
- Multiparty DSA Signature Generation without Simultaneous User Operations(Application Information Security)
- Random-Error Resilience of a Short Collusion-Secure Code
- An Evaluation Method for a Magnetic Artifact-metric System (特集 電子社会に向けたコンピュータセキュリティ技術)
- A Scheme of Secret Communication Using Internet Control Message Protocol(Special Section on Cryptography and Information Security)
- On Applicability of Differential Cryptanalysis, Linear Cryptanalysis and Mod n Cryptanalysis to an Encryption Algorithm M8(ISO9979-20) (特集 21世紀のコンピュータセキュリティ技術)
- Glitch PUF : Extracting Information from Usually Unwanted Glitches
- A proper security analysis method for CMOS cryptographic circuits
- Unified Coprocessor Architecture for Secure Key Storage and Challenge-Response Authentication
- Finding Malicious Authoritative DNS Servers