An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style

スポンサーリンク

概要

• 論文の詳細を見る

• In recent years, certain countermeasures against differential power analysis (DPA) at the logic level have been proposed. Recently, Popp and Mangard proposed a new countermeasure-masked dual-rail pre-charge logic (MDPL); this countermeasure combines dual-rail circuits with random masking to improve the wave dynamic differential logic (WDDL). They claimed that it could implement secure circuits using a standard CMOS cell library without special constraints for the place-and-route method because the difference between the loading capacitances of all the pairs of complementary logic gates in MDPL can be compensated for by the random masking. In this paper, we particularly focus on the signal transition of MDPL gates and evaluate the DPA-resistance of MDPL in detail. Our evaluation results reveal that when the input signals have different delay times, leakage occurs in the MDPL as well as WDDL gates, even if MDPL is effective in reducing the leakage caused by the difference in loading capacitances. Furthermore, in order to validate our evaluation, we demonstrate a problem with different input signal delays by conducting measurements for an FPGA.

• （社）電子情報通信学会の論文
• 2008-01-01

著者

• SAEKI Minoru

  Information Technology R & D Center, Mitsubishi Electric Corporation

• Suzuki Daisuke

  Information Technology R&d Center Mitsubishi Electric Corporation

• Suzuki Daisuke

  Information Technology R & D Center Mitsubishi Electric Corporation

• Suzuki Daisuke

  Information Technol. R&d Center Mitsubishi Electric Corp.

関連論文

• How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
• A Design Methodology for a DPA-Resistant Circuit with RSL Techniques
• How to Decide Selection Functions for Power Analysis : From the Viewpoint of Hardware Architecture of Block Ciphers
• Leakage Analysis of DPA Countermeasures at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
• Random Switching Logic : A New Countermeasure against DPA and Second-Order DPA at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
• High-Speed Passphrase Search System for PGP
• Security Evaluations of MRSL and DRSL Considering Signal Delays
• An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style
• Glitch PUF : Extracting Information from Usually Unwanted Glitches
• Unified Coprocessor Architecture for Secure Key Storage and Challenge-Response Authentication

スポンサーリンク