High-Speed Passphrase Search System for PGP
スポンサーリンク
概要
- 論文の詳細を見る
We propose an FPGA-based high-speed search system for cryptosystems that employ a passphrase-based security scheme. We first choose PGP as an example of such cryptosystems, clear several hurdles for high throughputs and manage to develop a high-speed search system for it. As a result we achieve a throughput of 1.1 × 105 passphrases per second, which is 38 times the speed of the fastest software. Furthermore we can do many flexible passphrase generations in addition to a simple brute force one because we assign the passphrase generation operation to software. In fact we implement a brute force and a dictionary-based ones, and get the same maximum throughput as above in both cases. We next consider the speed of passphrase generation in order to apply our system to other cryptosystems than PGP, and implement a hardware passphrase generator to achieve higher throughputs. In the PGP case, the very heavy iteration of hashing, 1025 times in our case, lowers the total throughput linearly, and makes the figure 1.1 × 105 suffice. In other cases without any such iteration structure, we have to generate even more passphrases, for example 108 per second. That can easily exceed the generation speed that software can offer and thus we conclude that it is now necessary to place the passphrase generation in hardware instead of in software.
- (社)電子情報通信学会の論文
- 2010-01-01
著者
-
SUZUKI Daisuke
Information Technology R&D Center, Mitsubishi Electric Corporation
-
Shimizu Koichi
Information Technology R&d Center Mitsubishi Electric Corporation
-
TSURUMARU Toyohiro
Information Technology R&D Center, Mitsubishi Electric Corporation
-
Suzuki Daisuke
Information Technology R & D Center Mitsubishi Electric Corporation
-
Tsurumaru Toyohiro
Information Technology R&d Center Mitsubishi Electric Corporation
-
Suzuki Daisuke
Information Technol. R&d Center Mitsubishi Electric Corp.
-
Shimizu Koichi
Information Technol. R&d Center Mitsubishi Electric Corp.
-
SUZUKI Daisuke
Information Technology R&D Center, Mitsubishi Electric Corporation
関連論文
- How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
- How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
- A Design Methodology for a DPA-Resistant Circuit with RSL Techniques
- How to Decide Selection Functions for Power Analysis : From the Viewpoint of Hardware Architecture of Block Ciphers
- Leakage Analysis of DPA Countermeasures at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- Random Switching Logic : A New Countermeasure against DPA and Second-Order DPA at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- High-Speed Passphrase Search System for PGP
- Security Evaluations of MRSL and DRSL Considering Signal Delays
- An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style
- Glitch PUF : Extracting Information from Usually Unwanted Glitches
- Unified Coprocessor Architecture for Secure Key Storage and Challenge-Response Authentication