How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes a modular exponentiation processing method and circuit architecture that can exhibit the maximum performance of FPGA resources. The modular exponentiation architecture proposed by us comprises three main techniques. The first one is to improve the Montgomery multiplication algorithm in order to maximize the performance of the multiplication unit in an FPGA. The second one is to balance and improve the circuit delay. The third one is to ensure scalability of the circuit. Our architecture can perform fast operations using small-scale resources; in particular, it can complete a 512-bit modular exponentiation as fast as in 0.26ms with the smallest Virtex-4 FPGA, XC4VF12-10SF363. In fact the number of SLICEs used is approx. 4200, which proves the compactness of our design. Moreover, the scalability of our design also allows 1024-, 1536-, and 2048-bit modular exponentiations to be processed in the same circuit.
著者
-
MATSUMOTO Tsutomu
Graduate School of Environment and Information Sciences, Yokohama National University
-
SUZUKI Daisuke
Information Technology R&D Center, Mitsubishi Electric Corporation
関連論文
- Unconditionally Secure Group Signatures
- How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
- Unconditionally Secure Group Signatures
- Interaction Key Generation Schemes (Protocol) (Cryptography and Information Security)
- Unconditionally Secure Authenticated Encryption(Discrete Mathematics and Its Applications)
- A Distributed User Revocation Scheme for Ad-Hoc Networks(Advances in Ad Hoc Mobile Communications and Networking)
- A Design Methodology for a DPA-Resistant Circuit with RSL Techniques
- How to Decide Selection Functions for Power Analysis : From the Viewpoint of Hardware Architecture of Block Ciphers
- Leakage Analysis of DPA Countermeasures at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- Random Switching Logic : A New Countermeasure against DPA and Second-Order DPA at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- High-Speed Passphrase Search System for PGP