Unified Coprocessor Architecture for Secure Key Storage and Challenge-Response Authentication
スポンサーリンク
概要
- 論文の詳細を見る
In this paper we propose a unified coprocessor architecture that, by using a Glitch PUF and a block cipher, efficiently unifies necessary functions for secure key storage and challenge-response authentication. Based on the fact that a Glitch PUF uses a random logic for the purpose of generating glitches, the proposed architecture is designed around a block cipher circuit such that its round functions can be shared with a Glitch PUF as a random logic. As a concrete example, a circuit structure using a Glitch PUF and an AES circuit is presented, and evaluation results for its implementation on FPGA are provided. In addition, a physical random number generator using the same circuit is proposed. Evaluation results by the two major test suites for randomness, NIST SP 800-22 and Diehard, are provided, proving that the physical random number generator passes the test suites.
著者
-
Tsurumaru Toyohiro
Information Technology R&d Center Mitsubishi Electric Corporation
-
Suzuki Daisuke
Information Technol. R&d Center Mitsubishi Electric Corp.
-
Shiozaki Mitsuru
Ritsumeikan University
-
FUJINO Takeshi
Ritsumeikan University
-
Shimizu Koichi
Information Technol. R&d Center Mitsubishi Electric Corp.
-
SUGAWARA Takeshi
Information Technology R&D Center, Mitsubishi Electric Corporation
関連論文
- How to Maximize the Potential of FPGA-Based DSPs for Modular Exponentiation
- A Design Methodology for a DPA-Resistant Circuit with RSL Techniques
- How to Decide Selection Functions for Power Analysis : From the Viewpoint of Hardware Architecture of Block Ciphers
- Leakage Analysis of DPA Countermeasures at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- Random Switching Logic : A New Countermeasure against DPA and Second-Order DPA at the Logic Level(Side Channel Attacks,Cryptography and Information Security)
- High-Speed Passphrase Search System for PGP
- Security Evaluations of MRSL and DRSL Considering Signal Delays
- An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style
- Glitch PUF : Extracting Information from Usually Unwanted Glitches
- High Uniqueness Arbiter-Based PUF Circuit Utilizing RG-DTM Scheme for Identification and Authentication Applications
- High Uniqueness Arbiter-Based PUF Circuit Utilizing RG-DTM Scheme for Identification and Authentication Applications
- Unified Coprocessor Architecture for Secure Key Storage and Challenge-Response Authentication
- Security Evaluation of RG-DTM PUF Using Machine Learning Attacks
- Via-Programmable Structured ASIC "VPEX3S" for High-Speed Application