Design of Voltage-Mode MAX-MIN Circuits with Low Area and Low Power Consumption
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, new structure of Voltage-Mode MAX-MIN circuit are presented for nonlinear systems, fuzzy applications, neural network and etc. A differential pair with improved cascode current mirror is used to choose the desired input. The advantages of the proposed structure are high operating frequency, high precision, low power consumption, low area and simple expansion for multiple inputs by adding only three transistors for each extra input. The proposed circuit which is simulated by HSPICE in 0.35µm CMOS process shows the total power consumption of 85µW in 5MHz operating frequency from a single 3.3-V supply. Also, the total area of the proposed circuit is about 420µm2 for two input voltages, and would be negligibly increased for each extra input.
- （社）電子情報通信学会の論文
- 2009-12-01
著者
-
Hadidi Khayrollah
Microelectronic Research Laboratory Urmia University
-
KHOEI Abdollah
Microelectronic research laboratory, Urmia University
-
SOLEIMANI Mohammad
Microelectronics Research Laboratory of Urmia University
-
DINAVARI Vahid
Microelectronics Research Laboratory of Urmia University
-
Hadidi Khayrollah
Microelectronic Research Laboratory Of Urmia University
-
Khoei Abdollah
Microelectronic Research Laboratory Of Urmia University
関連論文
- A Novel Open Loop Structure for Phase Shifting and Frequency Synthesizing
- A Current-Mode, First-Order Takagi-Sugeno-Kang Fuzzy Logic Controller, Supporting Rational-Powered Membership Functions(Analog Circuits and Related SoC Integration Technologies)
- Design of a New Folded Cascode Op-Amp Using Positive Feedback and Bulk Amplification(Analog Circuits and Related SoC Integration Technologies)
- Design of Analog Current-Mode Loser-Take-All Circuit(Analog Circuit and Device Technologies)
- Modified CMOS Op-Amp with Improved Gain and Bandwidth(Analog Circuit and Device Technologies)
- A Low-Power, Small-Size 10-Bit Successive-Approximation ADC(Analog Signal Processing)
- A Practical, Systematic, Simple Method to Evaluate Speed/Bandwidth Potential of CMOS Processes for Analog Design and Related Practical Considerations
- A Highly Linear and Large Bandwidth Fully Differential CMOS Line Driver Suitable for High-Speed Data Transmission Applications(Analog Circuit Techniques and Related Topics)
- Design of Voltage-Mode MAX-MIN Circuits with Low Area and Low Power Consumption
- High Efficiency On-Chip CMOS DC-DC Converters for Mixed Analog-Digital Low-Power ICs(Analog Circuit Techniques and Related Topics)
- A New Method for Offset Cancellation in High-Resolution High-Speed Comparators(Building Block, Analog Circuit and Device Technologies)
- A 500MS/s 600μW 300μm^2 Single-Stage Gain-Improved and Kickback Noise Rejected Comparator in 0.35μm 3.3v CMOS Process
- A Novel and Very Fast 4-2 Compressor for High Speed Arithmetic Operations
- Ultra High Speed Modified Booth Encoding Architecture for High Speed Parallel Accumulations
- CMOS Implementation of A New High Speed 5-2 Compressor for Parallel Accumulations