Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit
スポンサーリンク
概要
- 論文の詳細を見る
A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (PAT) and leakage power (PST), while maintaining the speed of a CMOS SR circuit. Using these techniques, a 90-nm CMOS LSI was fabricated. The PAT of the new SR circuit at a clock frequency (fc) of 490MHz and a supply voltage (VDD) of 0.75V was 104.1µW, i.e., 21.6% that (482.3µW) of a conventional SR circuit. The PST of the new SR circuit was markedly reduced to 19.51nW, which was only 1.69% that (1, 153nW) of the conventional SR circuit.
- 2009-04-01
著者
-
Kobayashi Nobuaki
Chuo Univ. Tokyo Jpn
-
Kobayashi Nobuaki
Chuo University
-
Enomoto Tadayoshi
Chuo Univ. Tokyo Jpn
-
Enomoto Tadayoshi
Chuo Univ.
関連論文
- A Low Dynamic Power 90-nm CMOS Motion Estimation Processor Implementing Dynamic Voltage and Frequency Scaling Scheme and Fast Motion Estimation Algorithm Called Adaptively Assigned Breaking-off Condition Search(International Workshop on Advanced Image Tec
- Low-Voltage, Low-Power, High-Speed 0.25-μm GaAs HEMT Delay Flip-Flops
- A Multiple Block-matching Step (MBS) Algorithm for H.26x/MPEG4 Motion Estimation and a Low-Power CMOS Absolute Differential Accumulator Circuit(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Low Dynamic Power and Low Leakage Power Techniques for CMOS Motion Estimation Circuits (Low Power Techniques, VLSI Design Technology in the Sub-100nm Era)
- Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit
- Clock Driver Design for Low-Power High-Speed 90-nm CMOS Register Array
- Designs of Building Blocks for High-Speed, Low-Power Processors(Special Issue on High-Performance and Low-Power Microprocessors)
- FOREWORD (Special Issue on Low-Power LSI Technologies)
- A Low Power Multimedia Processor Implementing Dynamic Voltage and Frequency Scaling Technique and Fast Motion Estimation Algorithm Called "Adaptively Assigned Breaking-Off Condition (A2BC)"
- A Low Power Multimedia Processor Implementing Dynamic Voltage and Frequency Scaling Technique and Fast Motion Estimation Algorithm Called "Adaptively Assigned Breaking-Off Condition (A^2BC)"