Strain Efficiency Enhancement with Stress Intermedium Engineering (SIE) for Sub-65nm CMOS Scaling

スポンサーリンク

概要

論文の詳細を見る
2006-09-13

著者

関連論文

Annealing Effect on Boron High-Energy-Ion-Implantation-Induced Defects in Si
Hot-Carrier-Induced Degradation on 0.1 μm Partially Depleted Silicon-On-Insulator Complementary Metal-Oxide-Semiconductor Field-Effect-Transistor
New Observations on Hot-Carrier Degradation in 0.1 μm Silicon-on-Insulator n-Type Metal Oxide Semiconductor Field Effect Transistors : Semiconductors
Strain Efficiency Enhancement with Stress Intermedium Engineering (SIE) for Sub-65nm CMOS Scaling
Effect of Strain on Static and Dynamic NBTI of pMOSFETs
SOI Transistor/Power Scaling and Scaling-Strengthened Strain
Narrow Width and Length Dependence of SiGe and Sallow-Trench-Isolation Stress Induced Defects in 45 nm p-Type Metal–Oxide–Semiconductor Field-Effect Transistors with Strained SiGe Source/Drain
Annealing Effect on Boron High-Energy-Ion-Implantation-Induced Defects in Si
Hot-Carrier-Induced Degradation on 0.1 μm Partially Depleted Silicon-On-Insulator Complementary Metal-Oxide-Semiconductor Field-Effect-Transistor

スポンサーリンク