Low-Power Network-Packet-Processing Architecture Using Process-Learning Cache for High-End Backbone Router(Digital, <Special Section>Low-Power LSI and Low-Power IP)
スポンサーリンク
概要
- 論文の詳細を見る
A novel cache-based packet-processing-engine (PPE) architecture that achieves low-power consumption and high packet-processing throughput by exploiting the nature of network traffic is proposed. This architecture consists of a processing-unit array and a bit-stream manipulation path called a burst stream path (BSP) that has a special cache mechanism called a process-learning cache (PLC). Network packets, which have the same information in their header, appear repeatedly over a short time. By exploiting that nature, the PLC memorizes the packet-processing method with all results (i.e., table lookups), and applies it to other packets. The PLC enables most packets to skip the execution at the processing-unit array, which consumes high power. As a practical implementation of the cache-based PPE architecture, P-Gear was designed. In particular, P-Gear was compared with a conventional PPE in terms of silicon die size and power consumption. According to this comparison, in the case of current 0.13-μm CMOS process technology, P-Gear can achieve 100-Gbps (gigabit per second) packet-processing throughput with only 36.5% of the die size and 32.8% of the power consumption required by the conventional PPE. Configurations of both architectures for the 1-to 100-Gbps throughput range were also analyzed. In the throughput range of 10-Gbps or more, P-Gear can achieve the target throughput in a smaller die size than the conventional PPE. And for the whole throughput range, P-Gear can achieve a target throughput at lower power than the conventional PPE.
- 社団法人電子情報通信学会の論文
- 2005-04-01
著者
-
OKUNO Michitaka
Central Research Laboratory, Hitachi Ltd.
-
Ishida Shinichi
Faculty Of Science And Technology Keio University
-
Nishi Hiroaki
Keio Univ. Yokohama‐shi Jpn
-
NISHI Hiroaki
Faculty of Science and Technology, Keio University
-
Okuno Michitaka
Hitachi Ltd. Kokubunji‐shi Jpn
-
Okuno Michitaka
Central Research Laboratory Hitachi Ltd.
関連論文
- Design and Evaluation of 10 Gbps Optical Access System Using Optical Switches
- Design and Evaluation of 10Gbps Optical Access System Using Optical Switches
- A High-Speed, Highly-Reliable Network Switch for Parallel Computing System Using Optical Interconnection(Special Issue on Optical Interconnects/Optical Signal Processing)
- Cache-Based Network Processor Architecture : Evaluation with Real Network Traffic(Novel Device Architectures and System Integration Technologies)
- Architecture and Evaluation of a Third-Generation RHiNET Switch for High-Performance Parallel Computing( Development of Advanced Computer Systems)
- A 100-Gb/s-Physical-Layer Architecture for Higher-Speed Ethernet for VSR and Backplane Applications(VLSI Architecture for Communication/Server Systems,VLSI Technology toward Frontiers of New Market)
- 100-Gb/s Physical-Layer Architecture for Next-Generation Ethernet( The Next Generation Ethernet Technologies)
- Signal Transmission and Coding Architecture for Next-Generation Ethernet(New Technologies in the Internet and their Applications)
- Self-Organized Link State Aware Routing for Multiple Mobile Agents in Wireless Network
- Low-Power Network-Packet-Processing Architecture Using Process-Learning Cache for High-End Backbone Router(Digital, Low-Power LSI and Low-Power IP)
- A Controller Design Method of Decentralized Control System