A High-Speed, Highly-Reliable Network Switch for Parallel Computing System Using Optical Interconnection(Special Issue on Optical Interconnects/Optical Signal Processing)
スポンサーリンク
概要
- 論文の詳細を見る
RHiNET-2/SW is a network switch for the RHiNET-2 parallel computing system. RHiNET-2/SW enables high-speed and long-distance data transmission between PC nodes for parallel computing. InRHiNET-2/SW, a one-chip CMOS switch-LSI and eight pairs of 800-Mbit/s×12-channel parallel optical interconnection modules are mounted into a single compact board. This switch allows high-speed 8-Gbit/s/port parallel optical data transmission over a distance of up to 100m, and the aggregate throughput is 64 Gbit/s/board. The CMOS-ASIC switching LSI enables high-throughput (64 Gbit/s) packet switching with a single chip. The parallel optical interconnection modules enable high-speed and low-latency data transmission over a long distance. The structure and layout of the printed circuit board is optimized for high-speed, high-density device implementation to overcome electrical problems such as signal propagation-loss and crosstalk. All of the electrical interfaces are composed of high-speed CMOS-LVDS logic (800 Mbit/s/pin). We evaluated the reliability of the optical I/O port through long-term data transmission. No errors were detected during 50 hours of continuous data transmission at a data rate of 800 Mbit/s×10 bits (BER : <2.44×10^<-14>). This test result shows that RHiNET-2/SW can provide high-throughput, long-transmission-length, and highly reliable data transmission in a practical parallel computing system.
- 2001-03-01
著者
-
Fukuda Shuji
Hitachi Communication Systems Inc.
-
Nishimura Shinji
Central Research Laboratory Hitachi Ltd.
-
Kudoh T
National Institute Of Advanced Industrial Science And Technology (aist)
-
NISHIMURA Shinji
the RWCP optical interconnection Hitachi Laboratory(c
-
KUDOH Tomohiro
o Central Research Laboratory, Hitachi, Ltd.)
-
NISHI Hiroaki
the RWCP Parallel and Distributed System Architecture Laboratory, RWCP Tsukuba Research Center.
-
TASHO Koji
the RWCP Parallel and Distributed System Architecture Laboratory, RWCP Tsukuba Research Center.
-
HARASAWA Katsuyoshi
Synergetech Inc. (c
-
AKUTSU Shigeto
o RWCP Tsukuba Research Center)
-
SHIKICHI Yasutaka
Hitachi Communication Systems Inc.
-
Nishimura S
Central Research Laboratory Hitachi Ltd.
-
Tasho Koji
The Rwcp Parallel And Distributed System Architecture Laboratory Rwcp Tsukuba Research Center.
-
Nishi Hiroaki
Keio Univ. Yokohama‐shi Jpn
-
HARASAWA Katsuyoshi
Hitachi Hybrid Network Co., Ltd.
-
Nishi H
Starc (semiconductor Technol. Academic Res. Center) Yokohama‐shi Jpn
-
Harasawa Katsuyoshi
Network Solutions System Group Hitachi Hybrid Network Co. Ltd.
-
Tasho Koji
Synergetech Inc. (c/o Rwcp Tsukuba Research Center)
-
Akutsu Shigeto
Hitachi Communication Systems Inc.
-
KUDOH Tomohiro
the RWCP Parallel and Distributed System Architecture Laboratory, RWCP Tsukuba Research Center.
関連論文
- A Routing Algorithm for Multihop WDM Ring
- Wavelength Division Multiple Access Ring : Virtual Topology on a Simple Ring Network
- A High-Speed, Highly-Reliable Network Switch for Parallel Computing System Using Optical Interconnection(Special Issue on Optical Interconnects/Optical Signal Processing)
- Cache-Based Network Processor Architecture : Evaluation with Real Network Traffic(Novel Device Architectures and System Integration Technologies)
- Architecture and Evaluation of a Third-Generation RHiNET Switch for High-Performance Parallel Computing( Development of Advanced Computer Systems)
- The RDT Router Chip: A Versatile Router for Supporting a Distributed Shared Memory
- A 100-Gb/s-Physical-Layer Architecture for Higher-Speed Ethernet for VSR and Backplane Applications(VLSI Architecture for Communication/Server Systems,VLSI Technology toward Frontiers of New Market)
- 100-Gb/s Physical-Layer Architecture for Next-Generation Ethernet( The Next Generation Ethernet Technologies)
- Signal Transmission and Coding Architecture for Next-Generation Ethernet(New Technologies in the Internet and their Applications)
- Self-Organized Link State Aware Routing for Multiple Mobile Agents in Wireless Network
- Low-Power Network-Packet-Processing Architecture Using Process-Learning Cache for High-End Backbone Router(Digital, Low-Power LSI and Low-Power IP)
- A Controller Design Method of Decentralized Control System