Park Hong-june | Pohang University Of Science And Technology (postech)

スポンサーリンク

概要

• PARK Hong-Juneの詳細を見る
• 同名の論文著者
• Pohang University Of Science And Technology (postech)の論文著者

関連著者

• Park Hong-june

  Pohang University Of Science And Technology (postech)

• SIM Jae-Yoon

  Pohang University of Science and Technology (POSTECH)

• PARK Hong

  Pohang University of Science and Technology (POSTECH)

• Sim Jae‐yoon

  Pohang University Of Science And Technology (postech)

• Park Hong‐june

  Pohang University Of Science And Technology (postech)

• Park S‐h

  Tokyo Inst. Technol. Tokyo Jpn

• BAE Jun-Hyun

  Pohang University of Science and Technology (POSTECH)

• PARK Sang-Hune

  Pohang University of Science and Technology (POSTECH)

• KIM Young-Sang

  Pohang University of Science and Technology (POSTECH)

• SUH Yunjae

  Pohang University of Science and Technology (POSTECH)

• Park Sang‐hune

  Pohang University Of Science And Technology (postech)

• Park Se-hyun

  Department Of Electrical And Electronic Tokyo Institute Of Technology

• Cho S‐i

  Dram Design Samsung Electronics Company

• Kim Y‐h

  Changwon National Univ. Changwon‐si Kor

• Jang Young-chan

  Samsung Electronics

• Kim Young-hee

  Vlsi Design Laboratory Changwon National University

• Kim Young-hee

  Changwon National University

• PARK Seung-Jin

  Pohang University of Science and Technology (POSTECH)

• SEO Young

  Pohang University of Science and Technology (POSTECH)

• Cho Seong-ik

  Hynix Semiconductor

• Cho Soo-in

  Product Development Center Memory Division Samsung Electronics

• Heo Jin-seok

  Changwon National University

• Park Mu-hun

  Changwon National University

もっと見る 閉じる

著作論文

• A Digital Differential Transmitter with Pseudo-LVDS Output Driver and Digital Mismatch Calibration
• A Distortion-Free General Purpose LVDS Driver
• Deadzone-Minimized Systematic Offset-Free Phase Detectors
• CMOS Sense-Amplifier Type Flip-Flop Having Improved Setup/Hold Margin(Integrated Electronics)
• An 8.8-GS/s 6-bit CMOS Time-Interleaved Flash Analog-to-Digital Converter with Multi-Phase Clock Generator(Analog Circuits and Related SoC Integration Technologies)
• An Analysis and Design Methodology of Resistor-Based Phase Error Averaging for Multiphase Generation

スポンサーリンク