Research of Bulk Erase Operation in Vertical Three-Dimensional Cell Array Architecture
スポンサーリンク
概要
- 論文の詳細を見る
A bit-cost scalable (BiCS) NAND flash memory with a bulk erasing method is investigated in view of cell characteristics and uniformity. The proposed cell array has an additional electrode layer for a bulk erase operation in the middle of a vertical channel string cell. Here, under a bias condition of 20 V, a programming threshold voltage of 4.2 V at 1 ms and an erasing threshold voltage of V_{\text{th}} = -1.5 V at 10 ms are confirmed, which is acceptable for flash memories. Furthermore, the shielding transistor close to an erase electrode is also investigated, which gives better erase characteristics for the cells adjacent to the erase electrode. From this result, we expect that a bulk erasable-BiCS technology with a shielding transistor can be a candidate three-dimensional (3D) NAND flash memory.
- 2013-04-25
著者
-
Song Yun-Heub
Department of Electronic Engineering, Hanyang University, Seoul 133-791, Korea
-
Yang Hyung-Jun
Department of Electronic Engineering, Hanyang University, Seoul 133-791, Korea
-
Lee Gae-Hun
Department of Electronic Engineering, Hanyang University, Seoul 133-791, Korea
-
Kim Kyeong-Rok
Department of Electronic Engineering, Hanyang University, Seoul 133-791, Korea
関連論文
- Ultrashallow Junction Formation by Rapid Thermal Annealing of Arsenic-Adsorbed Layer
- Multilevel Charge Storage in a Multiple Alloy Nanodot Memory
- A Reliable Nonvolatile Memory Using Alloy Nanodot Layer with Extremely High Density
- Investigation of Vertical Channel Architecture for Bulk Erase Operation in Three-Dimensional NAND Flash Memory
- Bidirectional Two-Terminal Switching Device Using Schottky Barrier for Spin-Transfer-Torque Magnetic Random Access Memory
- Bidirectional Two-Terminal Switching Device for Non-Volatile Random Access Memory
- Research of Bulk Erase Operation in Vertical Three-Dimensional Cell Array Architecture
- Research of Bulk Erase Operation in Vertical Three-Dimensional Cell Array Architecture (Special Issue : Solid State Devices and Materials)