High-Etching-Selectivity Barrier SiC ($k<3.5$) Film for 32-nm-Node Copper/Low-$k$ Interconnects
スポンサーリンク
概要
- 論文の詳細を見る
Copper (Cu)/low-$k$ interconnects were fabricated using novel Cu diffusion-barrier SiC films deposited with a novel precursor, 1,1-divinyl-silacyclopentane (DVScP). At 46% overetching time, the yield of the via-contact with the dielectric barrier of conventional SiC films was seriously reduced, while that of the novel SiC films was hardly reduced. By using the novel SiC films, the thickness of diffusion barriers was successfully reduced to 15 nm, matching the 32 nm node and beyond. By using the novel SiC films, the dielectric constant of the barrier films was decreased and their thickness was reduced with no yield reduction of the via-contact. As a result, the product of wiring resistance and capacitance (RC product) was reduced by 11.4%. The time-dependent dielectric breakdown (TDDB) lifetime of Cu interconnects with the SiC films was similar to that with the SiCO films.
- 2010-05-25
著者
-
Nakahira Junya
Semiconductor Leading Edge Technologies Inc. (selete)
-
Akifumi Gawase
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Nagano Shuji
Taiyo Nippon Sanso Corporation, 10 Okubo, Tsukuba, Ibaraki 300-2611, Japan
-
Gawase Akifumi
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Yoshi Ohashi
Taiyo Nippon Sanso Corporation, 10 Okubo, Tsukuba, Ibaraki 300-2611, Japan
-
Hideharu Shimizu
Taiyo Nippon Sanso Corporation, 10 Okubo, Tsukuba, Ibaraki 300-2611, Japan
-
Shinichi Chikaki
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Noriaki Oda
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Seiichi Kondo
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Satoshi Hasaka
Taiyo Nippon Sanso Corporation, 10 Okubo, Tsukuba, Ibaraki 300-2611, Japan
-
Shuichi Saito
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Shuichi Saito
Semiconductor Leading Edge Technologies, Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Shinichi Chikaki
Semiconductor Leading Edge Technologies, Inc. (Selete), Tsukuba, Ibaraki 305-8569, Japan
-
Noriaki Oda
Semiconductor Leading Edge Technologies, Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Shuji Nagano
Taiyo Nippon Sanso Corporation, 10 Okubo, Tsukuba, Ibaraki 300-2611, Japan
-
Junya Nakahira
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Seiichi Kondo
Semiconductor Leading Edge Technologies, Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
関連論文
- Plasma Cure Process for Porous SiOCH Films using CF_4 Gas
- Isobutyl silane precursors for SiCH low-k cap layer beyond the 22nm node: analysis of film structure for compatibility of lower k-value and high barrier properties (Special issue: Advanced metallization for ULSI applications)
- Novel Precursor for Development of Si–C2H4–Si Networks in SiCH for Application as a Low-$k$ Cap Layer beyond 22 nm Nodes
- Proposal of New Precursors for Plasma-Enhanced Chemical Vapor Deposition of SiOCH Low-$k$ Films with Plasma Damage Resistance
- High-Etching-Selectivity Barrier SiC ($k
- Novel Precursors for SiCH Low-$k$ Caps beyond the 22 nm Node: Reactions of Silacyclopentane Precursors in the Plasma-Enhanced Chemical Vapor Deposition Process and Structural Analyses of SiCH Films
- Effect of Pattern Layout and Dissolved Oxygen in CO2 Rinse Water on Cu Corrosion during Post-Etch Cleaning
- Hybrid Electrochemical Mechanical Planarization Process for Cu Dual-Damascene Through-Silicon Via Using Noncontact Electrode Pad
- Trench Sidewall Elimination Effect on Line-to-Line Leakage Current in Scalable Porous Silica ($k= 2.1$)/Cu Interconnect Structure
- Effectiveness of Dimethyl Carbonate and Dipivaloyl Methane Chemicals for Internal Repair of Plasma-Damaged Low-$k$ Films