Agglomeration Resistant Self-Aligned Silicide Process Using N 2 Implantation into TiSi 2

スポンサーリンク

概要

• 論文の詳細を見る

• An agglomeration resistant self-aligned silicide (SALICIDE) process using N2 implantation into TiSi2 films has been developed. The film morphology and the film sheet resistance after high-temperature annealing in an Ar ambient were evaluated as a function of implanted nitrogen doses. High implantation doses of 5×1016 cm-2 or more realized the completely flat film after the annealing; however there is an optimum dose of approximately 1×1016 cm-2 for maintaining the film sheet resistance at its minimum value. This phenomenon could be explained by the fact that the main composition of the film was changed from TiSi2 (C54) to TiN with a 5×1016 cm-2 or more nitrogen implantation and that the TiN film contains Si crystals. A successful application of this technique to a 0.8 µm n-MOS transistor is also presented.

• Publication Office, Japanese Journal of Applied Physics, Faculty of Science, University of Tokyoの論文
• 1997-06-15

著者

• Hishioka Kenji

  Integrated Circuit Division Toshiba Corporation

• USHIKU Yukihiro

  Microelectronics Engineering Laboratories, Toshiba Corporation

• Akasaka Yasushi

  Microelectronics Engineering Laboratory Toshiba Corporation

• Nishiyama Akira

  Ulsi Research Laboratories R & D Center Toshiba Corporation

• Shiozaki Masakazu

  Integrated Circuit Division, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan

• Akasaka Yasushi

  Microelectronics Engineering Laboratory, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan

• Ushiku Yukihiro

  Microelectronics Engineering Laboratory, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan

• Suizu Yasumasa

  Microelectronics Engineering Laboratory, Toshiba Corporation, 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan

関連論文

• Highly Uniform Low-Pressure Chemical Vapor Deposition (LP-CVD) of Si_3N_4 Film on Tungsten for Advanced Low-Resistivity "Polymetal" Gate Interconnects
• Plasma-Damage-Free Gate Process Using Chemical Mechanical Polishing for 0.1 μm MOSFETs
• Plasma Damage Free Gate Process Using CMP for 0.1um MOSFETs
• Effects of Cleavage on Local Cross-Sectional Stress Distribution in Trench Isolation Structure
• Effects of Cleavage on Local Cross-Sectional Stress Distribution in Trench Isolation Structure
• Analysis of Si-Ge Source Structure in 0.15 μm SOI MOSFETs Using Two-Dimensional Device Simulation
• Analysis of Si-Ge Source Structure in 0.15μm SOI MOSFETs Using Two-Dimensional Device Simulation
• Highly Uniform Deposition of LP-CVD 3i3N4 Films on Tungsten for Advanced Low Resistivity "Poly-Metal" Gate Interconnects
• Formation of SiGe Source/Drain Using Ge Implantation for Floating-Body Effect Resistant SOI MOSFETs
• Agglomeration Resistant Self-Aligned Silicide Process Using N 2 Implantation into TiSi 2

スポンサーリンク