Data-Intensive Sound Acquisition System with Large-scale Microphone Array
スポンサーリンク
概要
- 論文の詳細を見る
We propose a microphone array network that realizes ubiquitous sound acquisition. Several nodes with 16 microphones are connected to form a novel huge sound acquisition system, which carries out voice activity detection (VAD), sound source localization, and sound enhancement. The three operations are distributed among nodes. Using the distributed network, we produce a low-traffic data-intensive array network. To manage node power consumption, VAD is implemented. The system uses little power when speech is not active. For sound localization, a network-connected multiple signal classification (MUSIC) algorithm is used. The experimental result of the sound-source enhancement shows a signal-noise ratio (SNR) improvement of 7.75dB using 112 microphones. Network traffic is reduced by 99.11% when using 1,024 microphones.
著者
-
Noguchi Hiroki
Graduate School of Engineering, Kobe University
-
Kawaguchi Hiroshi
Graduate School of Engineering, Kobe University
-
Yoshimoto Masahiko
Graduate School of Engineering, Kobe University
-
Takagi Tomoya
Graduate School of Engineering, Kobe University
-
Kugata Koji
Graduate School of Engineering, Kobe University
-
Izumi Shintaro
Graduate School of Engineering, Kobe University
関連論文
- Design Choice in 45-nm Dual-Port SRAM — 8T, 10T Single End, and 10T Differential
- A 433-MHz Rail-to-Rail Voltage Amplifier with Carrier Sensing Function for Wireless Sensor Networks
- Counter-Based Broadcasting with Hop Count Aware Random Assessment Delay Extension for Wireless Sensor Networks
- A sub-mW H.264 baseline-profile motion estimation processor core with a VLSI-oriented block partitioning strategy and SIMD/systolic-array architecture
- A Power- and Area-Efficient SRAM Core Architecture with Segmentation-Free and Horizontal/Vertical Accessibility for Super-Parallel Video Processing(Novel Device Architectures and System Integration Technologies)
- Design Choice in 45-nm Dual-Port SRAM — 8T, 10T Single End, and 10T Differential
- Data-Intensive Sound Acquisition System with Large-scale Microphone Array
- 0.5-V 4-MB Variation-Aware Cache Architecture Using 7T/14T SRAM and Its Testing Scheme
- 0.5-V 4-MB Variation-Aware Cache Architecture Using 7T/14T SRAM and Its Testing Scheme
- Divided Static Random Access Memory for Data Aggregation in Wireless Sensor Nodes
- An FPGA Implementation of a HOG-based Object Detection Processor
- Introducing Multiple Microphone Arrays for Enhancing Smart Home Voice Control