Survey on Secure Adiabatic Logic for Countermeasure against Side-Channel Attacks
スポンサーリンク
概要
- 論文の詳細を見る
Side-channel attacks to reveal the secret information on cryptographic device has been extensively studied. One of such side-channel attack is electromagnetic analysis, which is monitoring the current amplitude, its direction, and its position that generated by the CMOS logic operation inside the secure IC-chip. Hence, this survey evaluates the peak-current traces of CMOS logic style using adiabatic logic technique at the secure logic simulation level. The SPICE simulation results show that our previously proposed CSSAL exhibits uniform and low amplitude of supply current compare to the conventional logic styles. Consequently, the logic immunity towards side channel attack is guaranteed.
- 2012-12-07
著者
-
SEKINE Toshikazu
Faculty Engineering Gifu University Japan
-
MONTEIRO Cancio
Graduate School of Engineering Gifu University Japan
-
TAKAHASHI Yasuhiro
Faculty Engineering Gifu University Japan
関連論文
- A-1-18 Overlapped-voltage clock driver and low peak voltage evaluation for 2PASCL
- Synthesis and Pharmacological Activity of O-(5-Isoxazolyl)-L-serine
- Structure and Synthesis of a New Monoterpenoidal Carboxamide from the Seeds of the Thai Medicinal Plant Acacia concinna
- Antiallergic Activity of Curcuma longa (II) : Features of inhibitory actions on histamine release from mast cells
- Antiallergic Activity of Curcuma longa (I) : Effectiveness of Extracts Containing Curcuminoids
- A-7-6 Investigation Study of Inner-cell Bit-Parallel Multiplier over GF(2^m) Using Secure Adiabatic Logic Style
- Survey on Secure Adiabatic Logic for Countermeasure against Side-Channel Attacks
- C-12-41 LSI Implementation of over GF(24) using Ad a Bit-Parallel Cellular Multi Charge-Sharing Symmetric iabatic Logic.plier
- Survey on Secure Adiabatic Logic for Countermeasure against Side-Channel Attacks
- LSI Implementation of a Secure Low-Power CSSAL Cellular Multiplier
- A-1-2 Measurement of CSSAL Multiplier over GF(2^4) LSI Implemented in 0.18μm CMOS Technology