Survey on Secure Adiabatic Logic for Countermeasure against Side-Channel Attacks

スポンサーリンク

概要

• 論文の詳細を見る
• 2012-12-14

著者

• MONTEIRO Cancio

  Graduate School of Engineering Gifu University Japan

• TAKAHASHI Yasuhiro

  Faculty Engineering Gifu University Japan

• SEKINE Toshikazi

  Faculty Engineering, Gifu University

• TAKAHASHI Yasuhiro

  Faculty Engineering, Gifu University

関連論文

• A-1-18 Overlapped-voltage clock driver and low peak voltage evaluation for 2PASCL
• A-7-6 Investigation Study of Inner-cell Bit-Parallel Multiplier over GF(2^m) Using Secure Adiabatic Logic Style
• Survey on Secure Adiabatic Logic for Countermeasure against Side-Channel Attacks
• C-12-41 LSI Implementation of over GF(24) using Ad a Bit-Parallel Cellular Multi Charge-Sharing Symmetric iabatic Logic.plier
• Survey on Secure Adiabatic Logic for Countermeasure against Side-Channel Attacks
• LSI Implementation of a Secure Low-Power CSSAL Cellular Multiplier
• A-1-2 Measurement of CSSAL Multiplier over GF(2^4) LSI Implemented in 0.18μm CMOS Technology

スポンサーリンク