An Optimum Design of FFT Multi-Digit Multiplier and Its VLSI Implementation
スポンサーリンク
概要
- 論文の詳細を見る
We designed a VLSI chip of FFT multiplier based on simple Cooly-Tukey FFT using a floating-point representation with optimal data length based on an experimental error analysis. The VLSI implementation using HITACHI CMOS 0.18μm technology can perform multiplication of 25 to 213 digit hexadecimal numbers 19.7 to 34.3 times (25.7 times in average) faster than software FFT multiplier at an area cost of 9.05mm2 . The hardware FFT multiplier is 35.7 times faster than the software FFT multiplier for multiplication of 221 digit hexadecimal numbers. Advantage of hardware FFT multiplier over software will increase when more sophisticated FFT architectures are applied to the multiplier.
- 電気通信大学の論文
- 2006-01-31
著者
-
阿部 公輝
Department of Computer Science
-
Abe Koki
Department Of Computer Science
-
Yazaki Syunji
Department of Computer Science
-
矢崎 俊志
Department of Computer Science
関連論文
- ネットワークスイッチのFPGAへの実装とカスタムLSI化
- RISCプロセッサのFPGAへの実装とカスタムLSI化
- Enhancing TCP performance by identifying wireless losses (ネットワークシステム)
- A High-Sensitive Sample-Oscillating Magnetometer
- An Analysis of the Translational Motion of a Normal Bubble
- Parallel Architecture for 2-D Discrete Wavelet Transform with Low Energy Consumption
- A Protocol Specification-Based Intrusion Detection System for VoIP and Its Evaluation
- Hardware Design and Implementation of IP-over-1394 Protocol Stack and Its Evaluation
- Speeding up the Tile Size Transformation of Wavelet Transform Coefficients in Image Data through Partial Retrieval of Intermediate Coefficients
- Gynecomastia associated with low-dose methotrexate therapy for rheumatoid arthritis
- Protocol specification-based intrusion detection system for VoIP (情報ネットワーク)
- スーパースカラ・プロセッサの設計と機能シミュレーション
- Speeding up the Tile Size Transformation of Wavelet Transform Coefficients in Image Data through Partial Retrieval of Intermediate Coefficients
- Speeding up the Tile Size Transformation of Wavelet Transform Coefficients in Image Data through Partial Retrieval of Intermediate Coefficients
- HYGIENIC STUDIES ON THE INSTANT RAH MEIN : II . A Quantitative Analysis of the Salt in the Instant Rah Mein
- Implementation of IP-over-IEEE1394 on FPGA and Its Evaluation
- Specification of TinyIPv6 Protocol Stack for Remote Control and Its Implementation on FPGA (特集 e-Japan時代のインターネット/分散システムの構築・運用技術)
- A scalable and efficient scheme for privacy-protected RFID systems (情報ネットワーク)
- 32ビットRISCプロセッサMinIPSの設計と実装
- A Microcomputer Laboratory : From Fundamentals to Interrupts and Queues
- Implementation of Arithmetic Algorithms Using a PLA
- Automatic Measurement of Frequency Characteristics of Operational Amplifier Circuits
- A Cost-Effective Handshake Protocol and Its Implementation for Bundled-Data Asynchronous Circuits(VLSI Design Technology and CAD)
- Hardware Organization of High-Radix SRT Division Based on the Logical Circuit Realization
- Magnetocrystalline Anisotropy of Low Temperature Phase of Magnetite
- スーパースカラ・プロセッサの設計と評価および VLSIへの実装
- Utilization of RAM's as a PLA in Logic Design Laboratories
- An Optimum Design of FFT Multi-Digit Multiplier and Its VLSI Implementation
- A Semi-Fragile Watermarking Scheme Using Weighted Vote with Sieve and Emphasis for Image Authentication(Information Security)
- Some Correlations between the Findings of Preoperative Coronary Arteriography and Benefit of Vineberg's Operation
- AN ANALYTICAL STUDY OF THE GROWTH CURVE
- Sudden Glottic Stenosis Caused by Cricoarytenoid Joint Involvement due to Rheumatoid Arthritis