A BiCMOS Circuit Using a Base-Boost Technique for Low-Voltage, Low-Power Application (Special Issue on Low-Power LSI Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
BiCMOS circuits using a base-boost technique for low-voltage application have been proposed. These circuits can operate at supply voltages down to 1.5 V. Their power dissipation, however, is 1.5-2 times of that of the CMOS circuit.We propose a novel BiCM0S circuit dissipating less power than that of conventional circuits. A base-boost technique is a key to low-voltage operation, and a gate holding the output voltage and a depletion nMOS pre-charge transistor are also introduced to reduce the power dissipation. Results of simulations using 0.3-μm BiCMOS device parameters show that base-boosted BiNMOS (BB-BiNMOS) circuit is 1.5 times faster than CMOS circuit even at l V and that its power dissipation is almost the same power as that of a CMOS circuit, the base-boosted BiCMOS (BB-BiCMOS) circuit is twice as fast and dissipates only 1.2times as much power. The energy-delay product of the BB-BiCMOS circuit is smaller than that of conventional BiCMOS circuits and is about half of that of a CMOS circuit, the BB-BICMOS circuit is thus the most promising high-speed circuits for low-voltage and low-power applications.
- 社団法人電子情報通信学会の論文
- 1996-12-25
著者
-
Masuda Toru
Central Research Laboratory Hitachi Ltd.
-
Ohhata Kenichi
Hitachi Device Engineering Co., Ltd.
-
Nambu Hiroaki
Central Research Laboratory, Hitachi, Ltd.
-
Kanetani Kazuo
Central Research Laboratory, Hitachi, Ltd.
-
Homma Noriyuki
Hosei University
-
Kanetani Kazuo
Central Research Laboratory Hitachi Ltd.
-
Nambu Hiroaki
Central Research Laboratory Hitachi Ltd.
-
Ohhata Kenichi
Hitachi Device Engineering Co. Ltd.
-
KUSUNOKI Takeshi
Central Research Laboratory,Hitachi Ltd.
-
HOMMA Noriyuki
Central Research Laboratory,Hitachi Ltd.
-
Kusunoki Takeshi
Hitachi Device Engineering Co. Ltd.
-
Kusunoki Takeshi
Department Of Otolaryngology Shinkanaoka-toyokawa General Hospital
関連論文
- Noise Reduction Techniques for a 64kb ECL-CMOS SRAM with a 2ns Cycle Time (Special Issue on LSI Memories)
- Redundancy Technique for Ultra-High-Speed Static RAMs
- Process and Device Technologies for High Speed Self-Aligned Bipolar Transistors
- Design of a 2-ns Cycle Time 72-kb ECL-CMOS SRAM Macro
- A BiCMOS Circuit Using a Base-Boost Technique for Low-Voltage, Low-Power Application (Special Issue on Low-Power LSI Technologies)
- Redundancy Circuit for a Sub-nanosecond, Megabit ECL-CMOS SRAM
- A 0.65-ns, 72-kb ECL-CMOS RAM Macro for a 1-Mb SRAM(Special Issue on the 1994 VLSI Circuits Symposium)
- Extirpation with cutting of the stylomandibular ligament and external cervical incision of large dumbbell type parotid pleomorphic adenomas, two case reports
- A recurrent case of osteosarcoma of the maxilla
- The remarkable effectiveness of a local injection of OK-432 in both primary and recurrent treatments for cervical cystic lymphangioma : A case with a15 year follow-up
- Apoptosis in multiple primary cancers of oral cavity, pharynx and larynx
- Immunohistochemical study of Cu, Zn-SOD in human oral tumors
- A case of orbital apex syndrome well controlled by conservative therapy including endonasal operation : 6 years follow up