Design of a Digital Chaos Circuit with Nonlinear Mapping Function Learning Ability

概要

論文の詳細を見る
In this paper, an FPGA(Field Programmable Gate Array)-implementable digital chaos circuit with nonlinear mapping function learning ability is proposed. The features of this circuit are user-programmability of the mapping functions by on-chip supervised learning, robustness of chaos signal generation based on digital processing, and high-speed and low-cost thanks to its FPGA implementation. The circuit design and analysis are presented in detail. The learning dynamics of the circuit and the quantitization effect to the quasi-chaos generation are analyzed by numerical simulations. The proposed circuit is designed by using an FPGA CAD tool, Verilog-HDL. This confirmed that the one-dimensional chaos circuit block(except for SRAM's)is implementable on a single FPGA chip and can generate quasi-chaos signals in real time.
社団法人電子情報通信学会の論文
1998-06-25