An Oversampled Sigma-Delta A/D Converter Using UGB Integrator with Gain-Error Compensator
スポンサーリンク
概要
- 論文の詳細を見る
An integrator using UGB (unity-gain buffer) is proposed. The UGB has gain error. To improve the gain error of UGB in the integrator, a compensation technique of the gain error of UGB is proposed. Next, second-order ΣΔ A/D converter using UGB integrator with gain-error compensator is proposed. In the proposed circuit, the influence of input-output characteristic is simulated. In the simulation results, the improvement is confirmed. In addition, performance limiting factors due to non ideal effects, e.g., parasitic capacitance and offset voltage, are considered. Validity of the proposed compensation technique for each factor is confirmed in the simulation results.
- 社団法人電子情報通信学会の論文
- 1994-07-25
著者
-
Inoue T
Kumamoto University
-
Inoue T
Faculty Of Engineering Kumamoto University
-
Inoue Takahiro
Dep. Of Computer Sci. And Electrical Engineering Graduate School Of Sci. And Technol. Kumamoto Univ.
-
Sugitani Kenichi
Faculty of Engineering, Kumamoto University
-
Ueno Fumio
Faculty of Engineering, Kumamoto University
-
Inoue Takahiro
Faculty of Engineering, Kumamoto University
-
Yamashita Takeru
Faculty of Engineering, Kumamoto University
-
UENO Fumio
Sojo University
-
Sugitani Kenichi
Faculty Of Engineering Kumamoto University
-
Ueno Fumio
Faculty Of Engineering Kumamoto University
-
Inoue T
Graduate School Of Science And Technology Kumamoto University
-
Yamamoto T
Okayama Prefectural Univ. Soja‐shi Jpn
-
Ueno F
National Coll. Technol. Kumamoto‐ken Jpn
-
Inoue Takahiro
Faculty Of Agriculture Kyushu University
関連論文
- Piezoelectric Ceramic Transformer for Power Supply Operating in Thickness Extensional Vibration Mode
- 2 MHz Power Converter with Piezoelectric Ceramic Transformer
- Design and Experiments of a Novel Low-Ripple Cockcroft-Walton AC-to-DC Converter for a Coil-Coupled Passive RFID Tag
- Design of a CMOS Heartbeat Spike-Pulse Detection Circuit Integrable in an RFID Tag for Heart Rate Signal Sensing
- A Realization of a Common-Source FG-MOSFET with a Simple Electronic V_ Adjustment Almost Irrelevant to the Amount of the Pre-stored Charge on the Floating Gate(Analog Signal Processing)
- An Oversampled Sigma-Delta A/D Converter Using UGB Integrator with Gain-Error Compensator
- Improvement of Performances of SC Sigma-Delta Modulators (Special Section on JTC-CSCC '92)
- An Automatic Adjustment Method of Backpropagation Learning Parameters, Using Fuzzy Inference
- Design of a Charge-Average Type SC DC-DC Converter for Cellular Phones
- Design of a Dickson-Type Power Converter with Bootstrapped Gate Transfer Switches
- Design of a Random-Switching Controller Using Chaos Generators
- Design of a Ring-Type SC DC-DC Converter with Bootstrapped Gate Transfer Switches
- A 1-Dimensional Chaotic IC Designed by SI Techniques
- A Ring-Type SC DC-DC Converter with Series-Connected Capacitors
- Design of a cell-network type SC DC-DC converter for mobile equipments
- An FPGA-implementable chaos circuit with array structure
- FPGA design of a digital circuit for estimating chaotic characteristics from approximated nonlinear functions
- Synthesis and analysis of a discrete-time CNN using 1-dimensional cell circuits with S stable points (S=2, 3, 4,...)
- Design of a Discrete-time CNN using l-Dimensional Chaos Circuits with Controllable Nonlinear Functions (特集:電気関係学会東海支部連合大会)
- Design of a Fuzzy Based Circular Pattern Recognition Circuit using Current-mode Techniques (特集:電気関係学会東海支部連合大会)
- Design of a Discrete-Time Chaos Circuit with Long Working-Life
- A current-mode feature extrastion circuit based on fuzzy scheme
- Design of a 3/2 Step-Up SC DC-DC Converter for Diode-Lamps
- Design of a Switched-Capacitor DC-DC Converter with Various Outputs
- Design of a Step-Down Switched-Capacitor DC-DC Converter with Charge-Average Processes
- Maximal-Period Sequences Generated by Feedback-Limited Nonlinear Shift Registers(Communications and Sequences,Nonlinear Theory and its Applications)
- On Transformation between Discretized Bernoulli and Tent Maps(Nonlinear Theory and its Applications)
- An Algorithm for the Generation of Maximal-Period Sequences Based on One-Dimensional Chaos Maps with Finite Bits(Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications(ITC-CSCC 2003)
- Maximal-Period Sequences with Negative Auto-Correlations and Their Application to Asynchronous DS-CDMA Systems(Special Section on Papers Selected from ITC-CSCC 2002)
- Synthesis and Analysis of a Digital Chaos Circuit Generating Multiple-Scroll Strange Attractors (Special Section of Papers Selected from ITC-CSCC '98)
- Design of a Digital Chaos Circuit with Nonlinear Mapping Function Learning Ability
- FPGA Implementation of a Digital Chaos Circuit Realizing a 3-Dimensional Chaos Model(Special Section of Papers Selected from ITC-CSCC'97)
- Design of a Two-Dimensional Digital Chaos Circuit Realizing a Henon Map
- A Current-Mode Sampled-Data Chaos Circuit with Nonlinear Mapping Function Learning
- Synthesis and Analysis of Chaotic Circuits Using Switched-Current Techniques (Special Section of Papers Selected from JTC-CSCC'95)
- A Design of Switched-Current Auto-Tuning Filter and Its Analysis
- An Implementation of Multiple-Valued Logic and Fuzzy Logic Circuits Using 1.5 V Bi-CMOS Current-Mode Circuit (Special Issue on Multiple-Valued Logic)
- Boltzmann Machine Processor Using Single-Bit Operation (Special Section on JTC-CSCC '92)
- 7.5 MFLIPS Fuzzy Microprocessor Using SIMD and Logic-in-Memory Structure (Special Issue on Super Chip for Intelligent Integrated Systems)
- Design of a Multiple-Input SC DC-DC Converter Realizing Long Battery Runtime
- Design of a Dual-Input SC DC-DC Converter Realizing Negative Outputs
- REACTIONS BETWEEN HUMIFIED CLOVER EXTRACT AND IMOGOLITE AS A MODEL OF HUMUS-CLAY INTERACTION : PART I
- RETENTION OF HUMIC SUBSTANCES DERIVED FROM ROTTED CLOVER LEAVES IN SOILS CONTAINING MONTMORILLONITE AND ALLOPHANE
- REACTIONS BETWEEN HUMIFIED CLOVER EXTRACT AND IMOGOLITE AS A MODEL OF HUMUS-CLAY INTERACTION : PART II