A Clock-Feedthrough Compensated Switched-Current Memory Cell
スポンサーリンク
概要
- 論文の詳細を見る
A clock-feedthrough (CFT) compensation technique using a dummy cell is valid when the CFT current from a switched-current (SI) memory cell is signal-independent. Based on this idea, a SI dummy cell appropriate for the S^2I cell is developed. Simulations show that the CFT rejection ratio as high as 60dB is attainable over the temperature range from -30℃ to 80℃ with this architecture. The CFT-compensated SI cell proposed here is, therefore, quite useful for high-accuracy, current-mode signal processing.
- 社団法人電子情報通信学会の論文
- 1997-06-25
著者
-
WATANABE Kaoru
The author is with Osaka Electro-Communication University
-
WATANABE Kenzo
Research Institute of Electronics, Shizuoka University
-
Watanabe Kenzo
Research Institute Of Electronics Shizuoka University
-
Watanabe K
Graduate School Of Information Science Nara Institute Of Science And Technology
-
OGAWA Satomi
Research Institute of Electronics, Shizuoka University
-
CHA Hyeong-Woo
the Research Institute of Electronics, Shizuoka University
-
CHA Hyeong-Woo
Research Institute of Electronics, Shizuoka University
-
Ogawa S
Research Institute Of Electronics Shizuoka University
-
Cha H‐w
Chongju Univ. Chongju Kor
-
Watanabe Kenzo
Research Institute Of Electronics
関連論文
- Exact Minimization of Free BDDs and Its Application to Pass-Transistor Logic Optimization (Special Section on VLSI Design and CAD Algorithms)
- Hardware Synthesis from C Programs with Estimation of Bit Length of Variables (Special Section on VLSI Design and CAD Algorithms)
- Timing Verification of Sequential Logic Circuits Based on Controlled Multi-Clock Path Analysis (Special Section on VLSI Design and CAD Algorithms)
- A Scheduling Problem in Multihop Networks
- The p-Collection Problem in a Flow Network with Lower Bounds (Special Section on Discrete Mathematics and Its Applications)
- Room-Temperature Mid-Infrared Light-Emitting Diodes from Liquid-Phase Epitaxial InAs/InAs_Sb_/InAs_P_Sb_ Heterostructures
- Covering Problems in the p-Collection Problems
- The Problem of where to Locate p-Sinks in a Flow Network: Complexity Approach
- Realization Problems of a Tree with a Transmission Number Sequence (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- Multi-Cycle Path Detection Based on Propositional Satisfiability with CNF Simplification Using Adaptive Variable Insertion (Special Section on VLSI Design and CAD Algorithms)
- Bit Length Optimization of Fractional Part on Floating to Fixed Point Conversion for High-Level Synthesis(Logic and High Synthesis)(VLSI Design and CAD Algorithms)
- A CMOS Rail-to-Rail Current Conveyer and Its Applications to Current-Mode Filters(Special Section on Papers Selected from ITC-CSCC 2002)
- A CMOS Rail-to-Rail Current Conveyor
- Look Up Table Compaction Based on Folding of Logic Functions(Special Section on VLSI Design and CAD Algorithms)
- Class A CMOS Current Conveyors
- A Clock-Feedthrough Compensated Switched-Current Memory Cell
- AFM Study of Phthalocyanine-Based Thin Film Gas Sensor
- A Switched-Capacitor Capacitance Bridge Based on the Two-Step Quantization
- A Clock-Feedthrough and Offset Compensated Fully-Differential Switched-Current Circuit
- Accurate Determinatuon of Microwave Conductivity by Means of Cavity Coupling Coefficient Measurement
- Automatic Generation of Java-Based, Database-Independent Query API
- Automatic Generation of Java-Based, Database-Independent Query API
- A Temperature Controller With Self Tuning Proportional-Integral-Derivative Algorithm
- Internet Connection Architecture of Environment Monitors
- A Zero-Voltage-Switching Quasi-Resonant Flyback and Forward Composite DC-DC Converter
- Room-Temperature Mid-Infrared Light-Emitting Diodes from Liquid-Phase Epitaxial InAs/InAs0.89Sb0.11/InAs0.80P0.12Sb0.08 Heterostructures