Issues on the Interface Synthesis between Intellectual Properties Operating at Different Clock Frequencies

スポンサーリンク

概要

• 論文の詳細を見る

• In SoC (system-on-a-chip) design, interfacing among IP (Intellectual Property) blocks is one of the most important issues. Since most IP's are provided by different vendors, they generally have different interface schemes and different operating frequencies. In this paper, we propose a new interface synthesis method with two features: 1) generation of the interface between IP's with different operating frequencies, and 2) minimization of the hardware resource required for the interface. We have demonstrated the proposed algorithm through its application to an MP3 decoder design example, where the IIS (Inter-IC Sound)-to-PCI (Peripheral Component Interconnect)protocol converter was successfully implemented using the proposed method.

• 社団法人電子情報通信学会の論文
• 2002-08-01

著者

• KYUNG Chong-Min

  Department of Electrical Engineering, Korea Advanced Institute of Science and Technology

• Kyung Chong-min

  Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te

• Kyung Chong-min

  Department Of Eecs Kaist Taejon

• PARK Bong-Il

  Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and T

• Park Bong-il

  Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te

関連論文

• Improving Dictionary-Based Code Compression in VLIW Architectures (Special Section on VLSI Design and CAD Algorithms)
• A Hierarchical Circuit Clustering Algorithm with Stable Performance
• CLASSIC:An O(n^2)-Heuristic Algorithm for Microcode Bit Optimization Based on Incompleteness Relations
• Issues on the Interface Synthesis between Intellectual Properties Operating at Different Clock Frequencies
• A New Single-Clock Flip-Flop for Half-Swing Clocking (Special Section on VLSI Design and CAD Algorithms)
• Path-Classified Trace Cache for Improving Hit Ratio in Wide-Issue Processors
• SEWD:A Cache Architecture to Speed up the Misaligned Instruction Prefetch
• An Efficient Routing Algorithm for Symmetrical FPGAs Using Reliable Cost Metrics(VLSI Design Technology and CAD)(Regular Section)
• A Supplementary Scheme for Reducing Cache Access Time

スポンサーリンク