An Efficient Routing Algorithm for Symmetrical FPGAs Using Reliable Cost Metrics(VLSI Design Technology and CAD)(Regular Section)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a new performance and routability-driven routing algorithm for symmetrical array-based field-programmable gate arrays(FPGAs). The contribution of our work is to overcome one of the most critical limitations of the previous routing algorithms: inaccurate estimations of routing density which were too general for symmetrical FPGA.To this end, we devised new routing density measures that are directly linked to the structure(switch block)of symmetrical FPGA, and utilize them consistently in global and detailed routings. With the use of the proposed accurate routing metrics, we developed a new routing algorithm called a reliable net decomposition-based routing which is very fast, and yet produces excellent routing results in terms of net/path delays and routability. An extensive experiment was carried out to show the effectiveness of our algorithm based on the proposed cost metrics. In summary, when compared to the best known results in the literature(TRACER-fpga_PR and SEGA), our algorithm has shown 31.9% shorter longest path delay and 23.0% shorter longest net delay even with about 9 times faster execution time.

• 社団法人電子情報通信学会の論文
• 2001-03-01

著者

• Kyung Chong-min

  Department Of Eecs Kaist Taejon

• Park Inhag

  Microelectronics Technology Laboratory

• Eum Nak-woong

  Microelectronics Technology Laboratory

関連論文

• Improving Dictionary-Based Code Compression in VLIW Architectures (Special Section on VLSI Design and CAD Algorithms)
• A Hierarchical Circuit Clustering Algorithm with Stable Performance
• CLASSIC:An O(n^2)-Heuristic Algorithm for Microcode Bit Optimization Based on Incompleteness Relations
• Issues on the Interface Synthesis between Intellectual Properties Operating at Different Clock Frequencies
• A New Single-Clock Flip-Flop for Half-Swing Clocking (Special Section on VLSI Design and CAD Algorithms)
• Path-Classified Trace Cache for Improving Hit Ratio in Wide-Issue Processors
• SEWD:A Cache Architecture to Speed up the Misaligned Instruction Prefetch
• An Efficient Routing Algorithm for Symmetrical FPGAs Using Reliable Cost Metrics(VLSI Design Technology and CAD)(Regular Section)
• A Supplementary Scheme for Reducing Cache Access Time

スポンサーリンク