A Supplementary Scheme for Reducing Cache Access Time

スポンサーリンク

概要

• 論文の詳細を見る

• Among three factors mainly affecting the cache access time, i.e., hit access time, miss rate and miss penalty, previous approaches were focused on reducing the hit access time and miss rate. In this paper, we propose a scheme called MPC (Miss-Predicting Cache) which achieves additional reduction of the average instruction cache access time through reducing the miss penalty. The MPC scheme which predicts cache miss and starts cache miss operations in advance, therefore, is supplementary to previous cache schemes targeted for reducing the miss rate and/or hit access time. Performance of the MPC scheme was evaluated using dinero, a trace-driven cache simulator, with the estimation of silicon area using 0.8μm CMOS standard cell library.

• 社団法人電子情報通信学会の論文
• 1996-04-25

著者

• Kyung Chong-min

  Department Of Electrical Engineering Korea Advanced Institute Of Science And Technology

• Kyung Chong-min

  Department Of Eecs Kaist Taejon

• Bae Jong-hong

  Department Of Electrical Engineering Korea Advanced Institute Of Science And Technology

関連論文

• Improving Dictionary-Based Code Compression in VLIW Architectures (Special Section on VLSI Design and CAD Algorithms)
• A Hierarchical Circuit Clustering Algorithm with Stable Performance
• CLASSIC:An O(n^2)-Heuristic Algorithm for Microcode Bit Optimization Based on Incompleteness Relations
• Issues on the Interface Synthesis between Intellectual Properties Operating at Different Clock Frequencies
• A New Single-Clock Flip-Flop for Half-Swing Clocking (Special Section on VLSI Design and CAD Algorithms)
• Path-Classified Trace Cache for Improving Hit Ratio in Wide-Issue Processors
• SEWD:A Cache Architecture to Speed up the Misaligned Instruction Prefetch
• An Efficient Routing Algorithm for Symmetrical FPGAs Using Reliable Cost Metrics(VLSI Design Technology and CAD)(Regular Section)
• A Supplementary Scheme for Reducing Cache Access Time

スポンサーリンク