Thread Composition Method for Hardware Compiler Bach Maximizing Resource Sharing among Processes (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a method of thread composition in a hardware compiler Bach. Bach synthesizes RT level circuits from a system description written in Bach-C language, where a system is modeled as communicating processes running in parallel. The system description is decomposed into threads, i.e., strings of sequential processes, by grouping processes which are not executed in parallel. The set of threads are then converted into behavioral VHDL models and passed to a behavioral synthesizer. The proposed method attempts to find a thread configuration that maximize resource sharing among processes in the threads. Experiments on two real designs show that the circuit sizes were reduced by 3.7% and 14.7%. We also show the detailed statistics and analysis of the size of the resulting gate level circuits.
- 社団法人電子情報通信学会の論文
- 2000-12-25
著者
-
Ishiura N
Osaka Univ. Suita‐shi Jpn
-
Ishiura Nagisa
The Graduate School Of Engineering Osaka University
-
Yamada Akihisa
The Design Technology Development Laboratory Integrated Circuits Development Group Sharp Corporation
-
KAMBE Takashi
the Design Technology Development Laboratory, IC Group, Sharp Corporation
-
TAKAHASHI Mizuki
the Design Technology Development Center, IC Group, SHARP Corporation
-
Takahashi Mizuki
The Design Technology Development Center Ic Group Sharp Corporation : The Graduate School Of Enginee
-
Takahashi Mizuki
The Design Technology Development Laboratory Integrated Circuits Development Group Sharp Corporation
-
Kambe T
Sharp Corp. Tenri‐shi Jpn
-
Yamada Akihiko
The Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metroporitan Universit
-
Yamada Akihiko
Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metropolitan University
関連論文
- Follicular dendritic cell tumor with histiocytic characteristics and fibroblastic antigen
- A Cell Synthesis Method for Salicide Process Using Assignment Graph (Special Section on VLSI Design and CAD Algorithms)
- Rectilinear Shape Formation Method on Block Placement
- Register-Transfer Level Testability Analysis and Its Application to Design for Testability (Special Section on VLSI Design and CAD Algorithms)
- Thread Composition Method for Hardware Compiler Bach Maximizing Resource Sharing among Processes (Special Section on VLSI Design and CAD Algorithms)
- Adrenal Hemorrhage Associated with Klebsiella Oxytoca Bacteremia
- Endovascular papillary angioendothelioma (Dabska tumor) in an elderly woman
- A Binding Algorithm for Retargetable Compilation to Non-orthogonal DSP Architectures (Special Section on VLSI Design and CAD Algorithms)
- Architecture Evaluation Based on the Datapath Structure and Parallel Constraint (Special Section on VLSI Design and CAD Algorithms)
- Datapath Scheduling for Behavioral Description with Conditional Branches (Special Section on VLSI Design and CAD Algorithms)
- Testicular seminoma with human chorionic gonadotropin production
- Immunohistochemical analysis of the nm23 gene products in testicular seminoma
- Contribution of cell proliferative activity to malignancy potential in testicular seminoma
- Register Constraint Analysis to Minimize Spill Code for Application Specific DSPs(Special Section on Papers Selected from ITC-CSCC 2000)
- A Bit-Operation Algorithm of the Median-Cut Quantization and Its Hardware Architecture(Special Section on Intelligent Signal and Image Processing)
- The Two-Dimensional Lapped Hadamard Transform(Special Section on Digital Signal Processing)