Yamada Akihisa | The Design Technology Development Laboratory Integrated Circuits Development Group Sharp Corporation
スポンサーリンク
概要
- YAMADA Akihikoの詳細を見る
- 同名の論文著者
- The Design Technology Development Laboratory Integrated Circuits Development Group Sharp Corporationの論文著者
関連著者
-
Yamada Akihisa
The Design Technology Development Laboratory Integrated Circuits Development Group Sharp Corporation
-
Yamada Akihiko
Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metropolitan University
-
Yamada Akihiko
The Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metroporitan Universit
-
Ishiura N
Osaka Univ. Suita‐shi Jpn
-
Kambe T
Sharp Corp. Tenri‐shi Jpn
-
Muramatsu S
Niigata Univ. Niigata‐shi Jpn
-
Muramatsu Shogo
Graduate School Of Engineering Tokyo Metropolitan University
-
Muramatsu Shogo
The Faculty Of Technology Tokyo Metropolitan University
-
Kiya Hitoshi
The Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metroporitan Universit
-
Kiya Hitoshi
Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metropolitan University
-
SHIRAKAWA Isao
Faculty of Engineering, Osaka University
-
YAMADA Akihisa
Faculty of Pharmaceutical Sciences, Kobe-Gakuin University
-
Kiya H
Tokyo Metropolitan Univ. Tokyo Jpn
-
Kiya Hitoshi
The Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metropolitan Universit
-
Kiya Hitoshi
Department Of Electrical Engineering Graduate School Of Tokyo Metropolitan University
-
Ishiura Nagisa
Faculty Of Engineering Osaka University
-
Ishiura Nagisa
The Department Information Systems Engineering Osaka University
-
Ishiura Nagisa
The Graduate School Of Engineering Osaka University
-
Shirakawa Isao
Faculty Of Engineering Osaka University
-
Yamada Akihisa
Faculty Of Pharmaceutical Sciences Kobe-gakuin University
-
Kiya Hitoshi
Course. Of Info. And Commn. Sys. Eng. Tokyo Metro. Univ.
-
KAMBE Takashi
the Design Technology Development Laboratory, IC Group, Sharp Corporation
-
KAMBE Takashi
the Precision Technology Development Center, SHARP Corporation
-
Yamaguchi M
Kure National Coll. Of Technol. Kure‐shi Jpn
-
TAKAHASHI Mizuki
the Design Technology Development Center, IC Group, SHARP Corporation
-
Muramatsu Shogo
Department Of Electrical And Electronic Engineering Niigata University
-
Muramatsu Shogo
The Department Of Electrical And Electronic Engineering Faculty Of Engineering Niigata University
-
Kiya Hitoshi
Faculty Of Technology Tokyo Metropolitan University
-
Kiya Hitoshi
The Faculty Of Technology Tokyo Metropolitan University
-
Takahashi Mizuki
The Design Technology Development Center Ic Group Sharp Corporation : The Graduate School Of Enginee
-
Takahashi Mizuki
The Design Technology Development Laboratory Integrated Circuits Development Group Sharp Corporation
-
YAMAGUCHI Masayuki
the Precision Technology Development Center, SHARP Corporation
-
YAMADA Akihisa
the Precision Technology Development Center, SHARP Corporation
-
NAKAOKA Toshihiro
the Precision Technology Development Center, SHARP Corporation
-
Yamazaki Toshiki
Faculty of Engineering, Osaka University
-
Kambe Takashi
Precision Technology Development Center, SHARP Corporation
-
Yamazaki Toshiki
Faculty Of Engineering Osaka University
-
Nakaoka Toshihiro
Institute For Nano Quantum Information Electronics The University Of Tokyo
-
MARUMATSU Shogo
Department of Electrical Engineering, Graduate School of Engineering, Tokyo Metropolitan University
-
Marumatsu Shogo
Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metropolitan University
-
Kiya Hitoshi
Graduate Course Of Electronics Eng. Graduate School Of Eng. Tokyo Metropolitan University
-
Yamaguchi Masayuki
Optoelectronics And High Frequency Device Research Laboratories Nec Corporation
-
Nakaoka Toshihiro
The Precision Technology Development Center Sharp Corporation
著作論文
- Thread Composition Method for Hardware Compiler Bach Maximizing Resource Sharing among Processes (Special Section on VLSI Design and CAD Algorithms)
- Architecture Evaluation Based on the Datapath Structure and Parallel Constraint (Special Section on VLSI Design and CAD Algorithms)
- Datapath Scheduling for Behavioral Description with Conditional Branches (Special Section on VLSI Design and CAD Algorithms)
- A Bit-Operation Algorithm of the Median-Cut Quantization and Its Hardware Architecture(Special Section on Intelligent Signal and Image Processing)
- The Two-Dimensional Lapped Hadamard Transform(Special Section on Digital Signal Processing)