A Practical Countermeasure against Address-bit Differential Power Analysis (特集:プライバシを保護するコンピュータセキュリティ技術)
スポンサーリンク
概要
- 論文の詳細を見る
The differential power analysis (DPA) is a realistic attack in which an adversary reveals the secret key hidden in a smart card. In 1999, Messerges, et al. proposed the address-bit DPA, a variant of DPA, against DES. Then, in 2002, Itoh, et al. extended the attack to the exponentiation-based public key cryptosystems. In this paper, we propose a practical countermeasure against the address-bit DPA applicable to the exponentiation part in RSA or ECC with and without pre-computed tables. Proposed countermeasure has almost no overhead for the protection, namely the processing speed is no slower than that without the countermeasure. Since the countermeasure resists only the address-bit DPA, other countermeasures should be combined in order to resist all DPAs. We list major DPA-countermeasures and discuss the performance including the processing speed and the security level when combined. As a result of the comparison, our proposed countermeasure will be included in practical solutions.
- 一般社団法人情報処理学会の論文
- 2004-08-15
著者
-
ITOH Kouichi
FUJITSU LABORATORIES Ltd.
-
IZU Tetsuya
FUJITSU LABORATORIES Ltd. and FUJITSU Ltd.
-
Itoh Kouichi
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Izu Tetsuya
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Izu Tetsuya
Fujitsu Laboratories Ltd.
-
TAKENAKA MASAHIKO
FUJITSU LABORATORIES LTD
-
Takenaka Masahiko
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Takenaka M
Secure Computing Lab. Fujitsu Laboratories Ltd.
関連論文
- Collision-Based Power Attack for RSA with Small Public Exponent
- Extending Bleichenbachers Forgery Attack
- Small Secret CRT-Exponent Attacks on Takagis RSA
- Reduction Optimal Trinomials for Efficient Software Implementation of the ηT Pairing
- Collision-Based Power Attack for RSA with Small Public Exponent
- Forgery Attacks on Time-Stamp, Signed PDF and X.509 Certificate
- A Practical Countermeasure against Address-bit Differential Power Analysis (特集:プライバシを保護するコンピュータセキュリティ技術)
- Compact Architecture for ASIC Implementation of the MISTY1 Block Cipher
- Small Secret Key Attack on a Takagi's Variant of RSA
- Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm(Digital, Low-Power LSI and Low-Power IP)
- Theoretical Analysis of x^2 Attack on RC6 (Symmetric Cipher) (Cryptography and Information Security)
- Fast Elliptic Curve Multiplications Resistant against Side Channel Attacks(Tamper-Resistance)(Cryptography and Information Security)
- Fast Elliptic Curve Multiplications with SIMD Operations (Asymmetric Cipher) (Cryptography and Information Security)
- A Note on the Lattice Factoring Method (Cryptography and Information Security)
- Small Secret CRT-Exponent Attacks on Takagi's RSA
- A Note on the Lattice Factoring Method
- Side Channel Cryptanalysis on XTR Public Key Cryptosystem(Discrete Mathematics and Its Applications)
- Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches
- Compact Architecture for ASIC and FPGA Implementation of the KASUMI Block Cipher
- Detailed Cost Estimation of CNTW Forgery Attack against EMV Signature Scheme
- Experimental Analysis of Cheon's Algorithm against Pairing-friendly Curves
- Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches
- Extending Bleichenbacher's Forgery Attack